

Adama Gamby – 110955362


Judah Ben-Eliezer – 112352727

ESE 382 Laboratory 7

Lab Section 1

1 1.  
2  
3 The Latch is 0 and the FF is U - undriven  
4  
5 In an actual PLD the Latch would still be zero, or whatever value was on D, if the  
clock idled at a low level.  
6 This is because the latch would be transparent. If the clock idled on a high level  
Qlatch would be in a random state based on noise that was  
7 initially present before the signals were driven.  
8  
9 Same for the FF. U is not a valid signal in the real world. QFF would be based on noise  
that was present on the PLD signals before the signals  
10 were connected in the PLD.  
11  
12  
13 2. Requires auto test bench generation which is not possible in the student version. I  
emailed the professor and he said there would be no penalty  
14  
15 --From lecture the clock signal must be type bit or type ulogic with subtypes '0' or '1'  
only being used for the clock edges. This is only way  
16 that a clock signal is synthesizable and I assume this is what the auto generated tb does  
17  
18 3. Requires auto test bench generation which is not possible in the student version. I  
emailed the professor and he said there would be no penalty  
19  
20  
21 4. It is important to see the code to graphics in a structural diagram because you can  
22 visually confirm that all your components are properly connected. The code to graphics  
in particular has  
23 the added advantage of highlighting any unconnected nets in the corner of the screen.  
This makes for an  
24 easy debugging experience.

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity DFF is
5      port(
6          D : in std_logic;
7          CLK : in std_logic;
8          QFF : out std_logic
9      );
10 end entity;
11
12 architecture behavioral of DFF is
13     -- declartive part of the architecture, signals can be declared here, only
14 begin
15     ff: process(CLK)
16         -- variables can be declared here (only)
17     begin
18         if rising_edge(CLK) then
19             QFF <= D; -- on edge triggers Q gets D
20         end if;
21     end process;
22 end behavioral;
```



```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity DLatch is
5      port(
6          D : in std_logic;
7          LE_Bar: in std_logic;
8          QLatch: out std_logic
9      );
10 end entity;
11
12 architecture behavioral of DLatch is
13     --architecture declartive part, signals can be declared here
14 begin
15
16     Level: process(LE_Bar,D) --complete sensitivity list
17     --variabels can be delcared here only
18     begin
19
20         if LE_Bar = '0' then
21             QLatch <= D;
22             --infered latch when others
23         end if;
24
25
26     end process;
27
28 end architecture;


```



```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity FF_v_Latch is
5      port(
6          D: in std_logic;
7          CLK : in std_logic;
8          QFF : out std_logic;
9          QLatch: out std_logic
10         );
11 end entity;
12
13 architecture strcutural of FF_v_Latch is
14     --declartive part, can declare signals here
15
16     signal s1: std_logic;
17     signal s2: std_logic;
18
19 begin
20     u1: entity DFF port map( D => s1, CLK => s2, QFF => QFF);
21     u2: entity DLatch port map(D => s1, LE_Bar => s2, QLatch => QLatch);
22     s1 <= D;
23     s2 <= CLK;
24 end architecture;
25
26
27

```







```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity DFF_En is
5
6      port(
7          D : in std_logic;
8          CLK : in std_logic;
9          En : in std_logic;
10         RST_Bar: in std_logic;
11         QFF : out std_logic
12     );
13
14 end entity;
15
16 architecture behavioral of DFF_En is
17     -- declartive part of the architecture, signals can be declared here, only
18 begin
19
20     ff_en: process(CLK, RST_Bar) -- Reset is asynchronus
21     -- variables can be declared here (only)
22     begin
23
24         if RST_Bar = '0' then
25
26             QFF <= '0';
27
28         elsif En = '1' then
29             if rising_edge(CLK) then
30                 QFF <= D;
31             end if;
32
33         end if;
34
35     end process;
36
37 end behavioral;

```




```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5  entity pattern_gen is
6      port(
7          pat_num: in std_logic_vector (2 downto 0);
8          led_array: out std_logic_vector (6 downto 0)
9      );
10 end entity;
11
12 architecture tablelookup of pattern_gen is
13     --can declare signals here
14
15
16     type pattern_array is array (0 to 5) of std_logic_vector (6 downto 0);
17
18     constant patterns : pattern_array := (
19         "1000001",
20         "0100010",
21         "0010100",
22         "0001000",
23         "0010100",
24         "0100010");
25
26 begin
27
28     pat_gen: process(pat_num)
29
30     begin
31
32         led_array <= patterns(to_integer(unsigned(pat_num)));
33
34     end process;
35
36 end architecture;
37
```




```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5  entity counter is
6      port(
7          en: in std_logic;
8          clk: in std_logic;
9          rst_bar: in std_logic;
10         count: out std_logic_vector (2 downto 0)
11     );
12 end entity;
13
14 architecture int_count of counter is
15     --declaritive part of the arch signals can be delcared here
16 begin
17     my_counter: process(CLK)
18
19         --delcrative part of the proc, variables can be declared here
20         variable counter : integer := 0;
21
22     begin
23         if(rising_edge(CLK)) then
24
25             if(rst_bar = '0') then
26                 count <= "000";
27                 counter := 0;
28             elsif (en = '1') then
29
30                 case counter is
31
32                     when 5 =>
33                         count <= std_logic_vector(to_unsigned(counter,3));
34                         counter := 0;
35
36                     when others =>
37                         count <= std_logic_vector(to_unsigned(counter,3));
38                         counter := counter + 1;
39
40                 end case;
41
42             end if;
43
44         end if;
45
46     end process;
47
48 end architecture;
49

```




```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4  library work;
5  use work.all;
6
7  entity mesmerizer is
8      port(
9          clk: in std_logic;
10         rst_bar: in std_logic;
11         en: in std_logic; -- this was not in the requirements but necessary for my design.
12         led_array: out std_logic_vector (6 downto 0)
13         );
14  end entity;
15
16  architecture structural of mesmerizer is
17      -- signals can be decalred here
18      signal b1: std_logic_vector (2 downto 0);
19
20  begin
21
22      u0: entity counter port map(rst_bar => rst_bar, clk => clk, en => en, count => b1);
23      u1: entity pattern_gen port map(pat_num => b1, led_array => led_array);
24
25  end architecture;
```





Lab 07

Task 3/



```
1 DFF:
2     Must verify:
3     Postive edge trigger, Q follows D
4     Negative edge, Q does not follow D
5
6     Test Waveform:
7     CLK is half period of D
8     --> covers all conditions and shows operation every other cycle
9
10 DLatch:
11     Must verify:
12     negative level trigger, Q follows D
13     postive level, Q does not follow D
14
15     Test waveform:
16     D is half the period of CLK
17     --> shows which level the CLK triggers on
18
19 DFF v DL:
20     Must verify:
21     Difference between QFF and QLatch
22     Latch and FF work as expected
23
24     Testwaveform:
25     D half the period of clock the first half
26     CLK half hte period of D the second hafl
27     --> show both working as intedned and the difference in their outpus
```

```
1 DFF_En
2 Must verify:
3 Postive edge trigger when enable asserted and reset unasserted
4 Q does not follow D when en is unasserted and reset is unasserted
5 Q is 0 regardles of D when rst is asserted
6
7 Test Waveform:
8 D is half period of CLK
9 CLK is half the period of EN
10 EN is half the period of RST_Bar
11 --> covers all conditions and shows operation in the last quarter
```

```
1 Counter:
2   Must Verify:
3   Counter is synchronously set to zero at clock edge when rst is asserted
4   Output count ups as expected when enable is asserted and rst is unasserted
5   variable is incremented as expected when enabled is asserted and rst is unasserted
6
7   Test waveform:
8   Reset starts unasserted, asserts in the middle of a count then unasserts;
9   EN starts unasserted then asserts
10  CLK is a clock;
11  --> Test all conditions and verifies operation
12
13 Pattern_gen:
14   Must Verify:
15   Outputs the correct led patterns
16
17   Test waveform:
18   Counter on patt_num input signal
19   --> confirms output as expected
20
21 Mesmerize:
22   Must verify:
23   Counter is working as intended (probe bus)
24   Pattern gen is working as intended
25   Output is the correct pattern
26
27   Test waveform:
28   Reset starts unasserted, asserts in the middle of a count then unasserts;
29   EN starts unasserted then asserts
30  CLK is a clock;
```