HM51256 Series

262144-word×1-bit CMOS Dynamic Random Access Memory

FEATURE

- 262, 144 word x 1 bit DRAM
- Plastic 16 pin DIP & 18 pin PLCC
- Double layer Poly-Si/Policide Process, high performance CMOS
- Power supply voltage: 5V ± 10%
- Access time

Row access time: 85/100/120/150ns Address access time: 40/45/55/70ns

Cycle time

Random read/write cycle time: 155/180/210/250ns High speed page mode cycle time: 50/55/65/80ns

Lower power

Standby: 11mW (TTL Level)

1.1mW (CMOS Level: L-version)

Active: 385/330/275/220mW

Input and output: TTL compatible

Refresh: 256 cycles/4ms

256 cycles/32ms (L-version)


Refresh function: RAS only refresh, CAS before RAS refresh,

Hidden refresh

- High speed page mode capability
- Edge triggered write capability
- Fast CAS output control


■ ORDERING INFORMATION

Type No.	Access Time	Package
HM51256P-8	85ns	
HM51256P-10	100ns	300 mil 16 pin Plastic
HM51256P-12	120ns	DIP
HM51256P-15	150ns	
HM51256CP-8	85ns	
HM51256CP-10	100ns	18 Pin PLCC
HM51256CP-12	120ns	16 FM FLCC
HM51256CP-15	150ns	
HM51256LP-8	85ns	
HM51256LP-10	100ns	300 mil 16 pin Plastic
HM51256LP-12	120ns	DIP
HM51256LP-15	150ns	
HM51256LCP-8	85ns	
HM51256LCP-10	100ns	18 pin PLCC
HM51256LCP-12	120ns	16 pm rtxc
HM51256LCP-15	150ns	
HM51256ZP-8	85ns	
HM51256ZP-10	100ns	
HM51256ZP-12	120ns	
HM51256ZP-15	150ns	16 pin Plastic
HM51256LZP-8	85ns	ZIP
HM51256LZP-10	100ns	
HM51256LZP-12	120ns	
HM51256LZP-15	150ns	



PIN ARRANGEMENT

- WASTERSON OF THE PARTY OF THE




(Top View)

$A_1 - A_1$	Address Inputs
CAS	Column Address Strobe
Din	Data In
Dout	Data Out
RAS	Row Address Strobe
WE	Read/Write Input
Vcc	Power (+5V)
Vss	Ground
Ao-A,	Refresh Address Inputs

BABSOLUTE MAXIMUM RATINGS

(Top View)

Voltage on any pin relative to V _{SS}	1V to +7V
Operating temperature, Ta (Ambient)	0°C to +70°C
Storage temperature	-55°C to +125°C
Short circuit output current	50mA
Power dissipation	110/



EXECOMMENDED DC OPERATING CONDITIONS $(T_a=0 \text{ to } +70 \text{ °C})$

Parameter	Symbol	min	typ	max	Unit	Note
Supply Voltage	Vcc	4.5	5.0	5.5	V	1
nput High Voltage	Vin	2.4		6.5	V	1
Input Low Voltage	VIL	-1.0	_	0.8	V	1

Note) 1. All voltages referenced to Vas



EDC ELECTRICAL CHARACTERISTICS (Ta=0 to $+70^{\circ}$ C, $Vcc=5V\pm10\%$, Vss=0V)

Parameter	Symbol	HM5	1256-8	HM51	256-10	HM51	256-12	HM51	256-15	T I : 4	
I at attacted	Syllibol	min	max	min	max	min	max	min	max	Unit	Notes
Operating Current (RAS, CAS Cycling: tac=min)	lcci	-	70		60		50	-	40	mA	1
Standby Current (RAS = Vin, Dout = High Impedance)	lccr		2	_	2	_	2		2	mA	
Refresh Current (RAS only Refresh, trc = min)	lcc3		70	_	60	-	50	-	40	mA	
Standby Current (RAS = Vin, Dout Enable)	leca	_	6		6	_	6		6	mA	1
Refresh Current (CAS before RAS Refresh, tac = min)	lees		60		55		45		35	mA	
High Speed Page Mode Supply Current (RAS = Vii., CAS Cycling, tec = min.)	lecs		70	~	60		50	-	40	mA	1
Standby Current (RAS, CAS = Vcc - 0.2V)	Icc1		200		200	_	200		200	μA	2
Input leakage (0 < V _{**} < 7V)	Lu	-10	10	-10	10	-10	10	-10	10	μA	
Output leakage (0 < V _{nut} < 7V, Dout = Distable)	11.0	~10	10	-10	10	-10	10	~10	10	μA	
Output levels High (Inst = -5mA)	Von	2.4	Vcc	2.4	Vcc	2.4	Vcc	2.4	Vcc	V	
Output levels Low $(I_{net} = 4.2 \text{mA})$	Vol	0	0.4	0	0.4	0	0.4	D	0.4	V	

Notes: 1, h_{ℓ} depends on output loading condition when the device is selected, h_{ℓ} max, is specified at the output open condition.

2. This specification is guaranteed only for L-version.

ECAPACITANCE ($V_{cc} - 5V \pm 10\%$, $T_a - 25^{\circ}C$)

Parameter Address, Data-in		Symbol	typ	mex	Unit	Notes
I a C	Address, Data-in	Cn		5		1
input Capacitance	Clocks	Ca		7	рF	1
Output Capacitance	Data-out	Gi	-	7		1, 2

Notes) 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2. CAS = V_{in} to disable Dout.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 $(T_a=0 \text{ to } +70^{\circ}\text{C}, V_{cc}=5\text{V}\pm10\%, V_{ss}=0\text{V})$

Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameter)

Sumbol	HM5	1256-8	HM51	256-10	HM51	256-12	HM51	256-15	T I i a	
Symbol	min	max	min	max	min	max	min	max	Unit	Notes
trc	155		180	_	210	- T	250	-	ns	
TRP	60		70	-	80	-	90	-	ns	
IRAS	55	10000	65	10000	75	10000	95	10000	ns	
teas	25	-	25	-	30		35	_	ns	
tasc	0	-	0		0	-	0	-	ns	
tcah	15		20	-	25		30	_	ns	
tar	60	-	75	-	90	-	110	-	ns	
trco	20	60	25	75	25	90	30	115	ns	8
TRAD	15	45	20	55	20	65	25	80	ns	9
trsh	20	T "	25	-	30		35	-	ns	
tesn	85	-	100	-	120	-	150	-	ns	
terp	10		10		10	-	10	-	ns	
tase	0	-	0	_	0	-	0	_	ns	
ÉRAH	10	T - "	15	-	15		20	_	ns	
ŧτ	3	50	3	50	3	50	3	50	ns	
tref	_	4	-	4	-	4		4	ms	T
	-	32		32	-	32	-	32	ms	21
	fRP tRAS tCAS tASC tCAH tAR tRCD tRAD tRSH tCSH tCRP tASR tRAH tT	min trc 155 trp 60 tras 55 tcas 25 tasc 0 tran 15 tash 20 trash 20 tcsh 85 tcap 10 tash 0 trah 10 trash 10 trash	min max max min max	min max min	min max min max trc 155 — 180 — trp 60 — 70 — tras 55 10000 65 10000 tcas 25 — 25 — tasc 0 — 0 — tcah 15 — 20 — trc 20 60 — 25 — tran 60 — 75 — tran 20 60 25 75 tran 20 — 25 — trsh 20 — 25 — tcsh 85 — 100 — tcsh 0 — 0 — tran 10 — 10 — tran 10 — 15 — tran 10 — 15 —	Symbol min max min max min tRC 155 - 180 - 210 tRP 60 - 70 - 80 tRAS 55 10000 65 10000 75 tCAS 25 - 25 - 30 tASC 0 - 0 - 0 - 0 tCAH 15 - 20 - 25 - 90 tRCD 20 60 25 75 25 25 tRAD 15 45 20 55 20 25 - 30 tCSH 85 - 100 - 120 - 120	Symbol min max min max min max tRC 155 - 180 - 210 - tRP 60 - 70 - 80 - tRAS 55 10000 65 10000 75 10000 tCAS 25 - 25 - 30 - tASC 0 - 0 - 0 - tCAH 15 - 20 - 25 - tAR 60 - 75 - 90 - tRAD 15 45 20 55 25 90 tRAD 15 45 20 55 20 65 tRSH 20 - 25 - 30 - tcsh 85 - 100 - 120 - tcsh 85 - 100 - <t< td=""><td> Min Max Min Min Max Min Min Max Min Min Max Min Min</td><td>min max min max min max min max min max tRC 155 — 180 — 210 — 250 — tRP 60 — 70 — 80 — 90 — tRAS 55 10000 65 10000 75 10000 95 10000 tCAS 25 — 25 — 30 — 35 — tASC 0 — 110 — 110 — 110</td><td> Name</td></t<>	Min Max Min Min Max Min Min Max Min Min Max Min Min	min max min max min max min max min max tRC 155 — 180 — 210 — 250 — tRP 60 — 70 — 80 — 90 — tRAS 55 10000 65 10000 75 10000 95 10000 tCAS 25 — 25 — 30 — 35 — tASC 0 — 110 — 110 — 110	Name

• Read Cycle

Parameter	Symbol	HM5	1256-8	HM51256-10		HM51256-12		HM51256-15		Unit	Ninter
rarameter	Symbol	min	max	min	max	min	max	min	max	Umi	Notes
Access Time from RAS	trac		85		100	_	120	-	150	ns	2, 3
Access Time from CAS	ICAC	_	25	-	25	-	30		35	ns	3, 4
Access Time from Address	f AA	Ī. —	40	_	45		55		70	ns	3,5,14
Read Command Set-up Time	tres	0		0	-	0	-	0	-	ns	
Read Command Hold Time to CAS	trch	0	-	0	-	0	~	0	_	ns	
Read Command Hold Time to RAS	t RRH	10	_	10	T -	10	-	10	_	ns	
Column Address to RAS Lead Time	THAL	40	-	45	-	55	-	70		ns	
Output Buffer Turn-off Time	torr	0	20	0	25	0	30	0	35	ns	6

Write Cycle

Parameter	Symbol	HM5	1256-8	HM51256-10 HM51256			1256-12	HM51	256-15	T 7	Ī., .
Tarameter	Symbol	min	max	min	max	min	max	min	max	Unit	Notes
Write Command Set-up Time	tires	0		0		0	-	0		ns	10
Write Command Hold Time	twen	20		25	-	30	-	35		ns	
Write Command Hold Time to RAS	twen	65	name.	80	_	95		115		ns	·
Write Command Pulse Width	twee	15	_	20		25	-	30		ns	
Write Command to RAS Lead Time	tru L	20	-	25	_	30	_	35		ns	<u> </u>
Write Command to CAS Lead Time	tews.	20	_	25	_	30		35		ns	
Data-in Set-up Time	tos	0		0	_	0	-	0	_	ns	11
Data-in Hold Time	toн	15		20	-	25	-	30		ns	10, 11
Data-in Hold Time to RAS	tour	60	-	75		90		110	-	ns	T

■ Read-Modify-Write Cycle

Parameter	Symbol	HM51256-8		HM51256-10		HM51256-12		HM51256-15			
. arameter	Symbol	min	max	min	max	min	max	min	max	Unit	Notes
Read-Write Cycle Time	tawc	180		210	_	245	_	290	-	ns	
RAS to WE Delay Time	taw o	85	1	100	_	120	_	150	-	ns	10
CAS to WE Delay Time	tewn	20	-	25	-	30	_	35		ns	10
Column Address to WE Delay Time	t _{AWD}	40	-	45	-	55	_	70	-	ns	10

• Refresh Cycle

Parameter	Symbol	HM51256-8		HM51256-10		HM51256-12		HM51256-15			Notes
	Symbol	min	max	min	max	min	max	min	max	Unit	Notes
CAS Set-up Time (CAS before RAS Refresh)	tesn	10	-	10	_	10	-	10	_	ns	
CAS Hold Time (CAS before RAS Refresh)	tсня	10		10	-	10		10	-	ns	
RAS Prechange to CAS Hold Time	tric	15	_	15	-	15	-	15	_	ns	

High Speed Page Mode Cycle

Parameter	Combal	HM5	HM51256-8		HM51256-10		HM51256-12		256-15		
rarameter	Symbol	min	max	min	max	min	max	min	max	Unit	Notes
High Speed Page Mode Cycle Time	tre	50		55	_	65	_	80	-	ns	18, 20
High Speed Page Mode RAS Pulse Width	LHAPC	55	75000	65	75000	75	75000	95	75000	ns	19
RAS to Second WE Delay Time	tusu	90	-	105	_	125	-	155	-	ns	
CAS Precharge Time	ter	10	-	15	-	20	-	20	-	ns	
Write Invalid Time	tw _I	10	-	10	-	15	-	15	-	ns	
Access Time from Column Precharge Time	tcap	_	45	-	50	-	60	-	75	ns	20

High Speed Page Mode Read-Modify-Write Cycle

Parameter	Symbol	HM51256-8		HM51256-10		HM51256-12		HM51256-15			Notes
	Symbol	min	max	min	max	min	max	min	max	Unit	Notes
High Speed Page Mode Cycle Time on Read-Write	tru pc	85		95		115	-	145		ns	12
Access Time from Previous WE	tpw a	-	80	-	90	_	110		140	ns	3, 13
Previous WE to Column Address Delay Time	twad	20	40	25	45	30	55	35	70	ns	15

Notes: 1. AC measurements assume $t_T = 5$ ns.

- Assumes that t_{RCD} ≤ t_{RCD} (max) and t_{RAD} ≤ t_{RAD} (max). If t_{RCD} or t_{RAD} is greater than the maximum recommended value show in this table, t_{RAC} exceeds the value shown.
 Measured with a load circuit equivalent to 2TTL loads and 100pF.
- 4. Assumes that $t_{RCD} \ge t_{RCD}$ (max), $t_{RAD} \le t_{RAD}$ (max).

5. Assumes that $t_{RCD} \le t_{RCD}$ (max) and $t_{RAD} \ge t_{RAD}$ (max).
6. t_{OFF} (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.




- 7. VIH (min) and VII. (max) are reference levels for measuring timing of input signals. Also, transition times are measured between VIH and VIL.
- Operation with the tRCD (max) limit insures that tRAC (max) can be met, tRCD (max) is specified as a reference point only, if trop is greater than the specified trop (max) limit, then access time is controlled exclusively by tcac.
- 9. Operation with the t_{RAD} (max) limit insures that t_{RAC} (max) can be met, t_{RAD} (max) is specified as a Reference point only, if t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by tAA.
- 10. twcs, trwp, tcwp and thwp are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if $t_{WCS} \ge t_{WCS}$ (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{RWD} \ge t_{RWD}$ (min), $t_{CWD} \ge t_{CWD}$ (min) and $t_A w_D \ge t_A w_D$ (min), the cycle is a read/write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- 11. These parameters are referenced to CAS leading edge in early write cycles and to WE leading edge in delayed write or read-modify-write cycles.
- 12. t_{RWPC} (min) = t_{AWD} (min) + t_{WAD} (max) + t_{T} .
- 13. Assumes that $t_{WAD} \le t_{WAD}$ (max). If t_{WAD} is greater than the maximum recomended value shown in this table, t_{PWA} exceeds the value shown.
- 14. Assumes that $t_{WAD} \ge t_{WAD}$ (max).
- 15. Operation with the t_{WAD} (max) limit insures that t_{PWA} (max) can be met, t_{WAD} (max) is specified as a reference point only, if twap is greater than the specified twap (max) limit, then access time is controlled
- exclusively, by t_{AA} .

 16. An initial pause of 100 μ s is required after power-up then execute at least 8 initialization cycles.
- 17. At least, 8 CAS before RAS refresh cycles are required before using internal refresh counter.
- 18. Assumes that t_{ASC} = t_{CP} 5 ns.
 19. t_{RAPC} defines RAS pulse width in High Speed Page mode cycle.
- 20. Access time is determined by the longer of tAA or tCAC or tCAP.
- 21. This specification is guaranteed only for L-version.

MITIMING WAVEFORMS


Read Cycle




Note) ZZ : Don't care




● Write Cycle







● RAS Only Refresh Cycle




● Hidden Rafresh Cycle




● CAS Before RAS Refresh Cycle



● High Speed Page Mode Read Cycle



● High Speed Page Mode Write Cycle



● High Speed Page Mode Read Modify Write Cycle

