

Description

The MC-41256A8 is a 262,144-word by 8-bit NMOS RAM module designed to operate from a single +5-volt power supply. Advanced dynamic circuitry, including a single-transistor storage cell, 1024 sense amplifiers per data output, multiplexed address buffers and flexible refresh controls, provides good system operating margins.

The MC-41256A8 is functionally equivalent to eight μ PD41256 standard 256K DRAMs. Refreshing is accomplished by means of RAS-only refresh cycles, hidden refresh cycles, CAS before RAS refresh cycles, or by normal read or write cycles on the 256 address combinations of A_0 - A_7 during a 4-ms period.

Packaged in a Single Inline Memory Module (SIMM™) to enhance reliability and reduce the size, weight and cost of a system, the MC-41256A8 includes eight μ PD41256s in PLCC packages and eight power supply decoupling capacitors.

SIMM is a trademark of Wang Laboratories.

Features


- ☐ 262,144-word by 8-bit organization
- ☐ Single +5-volt $\pm 10\%$ power supply
- ☐ Standard 30-pin Single Inline Memory Module (SIMM) packaging
- ☐ Eight 256K dynamic RAMs incorporated in high-density PLCC packaging
- ☐ Eight power supply decoupling capacitors included
- ☐ Low power dissipation: 220 mW standby (max)
- ☐ TTL-compatible inputs and outputs
- ☐ 256 refresh cycles (A_0 - A_7 are refresh address pins)
- ☐ Page-mode capability

Ordering Information

Part Number	Access Time (max)	Read/Write Cycle Time (min)	Page-Mode Cycle Time (min)	Package
MC-41256A8A-12	120 ns	220 ns	120 ns	30-pin leaded SIMM
A-15	150 ns	260 ns	145 ns	
MC-41256A8B-12	120 ns	220 ns	120 ns	30-pin socketable SIMM
B-15	150 ns	260 ns	145 ns	


Pin Configurations

30-Pin SIMM, MC-41256A8A



Pin Configurations (cont)


30-Pin SIMM, MC-41256A8B



Pin Identification

Symbol	Function
A ₀ -A ₈	Address inputs
I/O ₁ -I/O ₈	Common data inputs and outputs
$\overline{\text{CAS}}$	Column address strobe
$\overline{\text{RAS}}$	Row address strobe
$\overline{\text{WE}}$	Write enable
GND	Ground
V _{CC}	+5-volt power supply
NC	No connection

Block Diagram



49-001362C

Absolute Maximum Ratings

Voltage on any pin relative to GND	-1.0 to +7.0 V
Operating temperature, T_{OPR} , ambient	0 to +70°C
Storage temperature, T_{STG}	-55 to +125°C
Short-circuit output current, I_{OS}	50 mA
Power dissipation, P_D	8.0 W

Comment: Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Capacitance

$T_A = 0$ to +70°C; $V_{CC} = +5.0$ V $\pm 10\%$; $f = 1$ MHz

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input capacitance	C_{IA}		55		pF	A_0-A_8
	C_{IR}		70		pF	RAS, WE
	C_{IC}		70		pF	CAS
Input/output capacitance	C_{DQ}		17		pF	For I/O ₁ -I/O ₈ : CAS = V_{IH} to disable D_{OUT}

DC Characteristics

$T_A = 0$ to +70°C; $V_{CC} = +5.0$ V $\pm 10\%$; GND = 0 V

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Supply voltage	V_{CC}	4.5	5.0	5.5	V	
Input voltage, high	V_{IH}	2.4		$V_{CC} + 1.0$	V	
Input voltage, low	V_{IL}	-1.0		0.8	V	
Standby current	I_{CC2}		40.0		mA	$\overline{RAS} = V_{IH}$; $D_{OUT} = \text{high-Z}$
Input leakage current	I_{IL}	-80	80		μA	$V_{IN} = 0$ to V_{CC} ; other pins = 0 V
Output leakage current	I_{OL}	-10	10		μA	D_{OUT} disabled; $V_{OUT} = 0$ to V_{CC}
Output voltage, low	V_{OL}	0	0.4		V	$I_{OUT} = 4.2$ mA
Output voltage, high	V_{OH}	2.4	V_{CC}		V	$I_{OUT} = -5$ mA

AC Characteristics

$T_A = 0 \text{ to } +70^\circ\text{C}$; $V_{CC} = +5.0 \text{ V} \pm 10\%$

Parameter	Symbol	Limits				Unit	Test Conditions
		MC-41256A8-12		MC-41256A8-15			
		Min	Max	Min	Max		
Operating current, average	I _{CC1}		560		480	mA	$\overline{\text{RAS}}$, $\overline{\text{CAS}}$ cycling; t _{RC} = t _{RC} min (Note 5)
Refresh operating current, average	I _{CC3}		480		400	mA	$\overline{\text{RAS}}$ cycling; $\overline{\text{CAS}} = V_{IH}$; t _{RC} = t _{RC} min (Note 5)
Page-mode operating current, average	I _{CC4}		400		320	mA	$\overline{\text{RAS}} = V_{IL}$; $\overline{\text{CAS}}$ cycling; t _{PC} = t _{PC} min (Note 5)
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh operating current, average	I _{CC5}		480		400	mA	$\overline{\text{RAS}}$ cycling; $\overline{\text{CAS}} = V_{IL}$; t _{RC} = t _{RC} min (Note 5)
Random read or write cycle time	t _{RC}	220		260		ns	(Note 6)
Page-mode cycle time	t _{PC}	120		145		ns	(Note 6)
Refresh period	t _{REF}		4		4	ms	
Access time from $\overline{\text{RAS}}$	t _{RAC}		120		150	ns	(Notes 7, 8)
Access time from $\overline{\text{CAS}}$	t _{CAC}		60		75	ns	(Notes 7, 9)
Output buffer turnoff delay	t _{OFF}	0	30	0	35	ns	(Note 10)
Rise and fall transition time	t _T	3	50	3	50	ns	(Note 4)
$\overline{\text{RAS}}$ precharge time	t _{RP}	90		100		ns	
$\overline{\text{RAS}}$ pulse width	t _{RAS}	120	10000	150	10000	ns	
$\overline{\text{RAS}}$ hold time	t _{RSH}	60		75		ns	
$\overline{\text{CAS}}$ pulse width	t _{CAS}	60	10000	75	10000	ns	
$\overline{\text{CAS}}$ hold time	t _{CSH}	120		150		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t _{RCD}	25	60	25	75	ns	(Note 11)
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t _{CRP}	10		10		ns	(Note 12)
$\overline{\text{CAS}}$ precharge time (non-page mode)	t _{CPN}	25		25		ns	
$\overline{\text{CAS}}$ precharge time (page mode)	t _{CP}	50		60		ns	
$\overline{\text{RAS}}$ precharge $\overline{\text{CAS}}$ hold time	t _{RPC}	0		0		ns	
Row address setup time	t _{ASR}	0		0		ns	
Row address hold time	t _{RAH}	15		15		ns	
Column address setup time	t _{ASC}	0		0		ns	
Column address hold time	t _{CAH}	20		25		ns	
Column address hold time referenced to $\overline{\text{RAS}}$	t _{AR}	80		100		ns	
Read command setup time	t _{RCS}	0		0		ns	
Read command hold time referenced to $\overline{\text{RAS}}$	t _{RAH}	20		20		ns	(Note 13)

AC Characteristics (cont) $T_A = 0$ to $+70^\circ\text{C}$; $V_{CC} = +5.0\text{ V} \pm 10\%$


Parameter	Symbol	Limits				Unit	Test Conditions
		MC-41256A8-12		MC-41256A8-15			
		Min	Max	Min	Max		
Read command hold time referenced to $\overline{\text{CAS}}$	t_{RCH}	0		0		ns	(Note 13)
Write command hold time	t_{WCH}	30		40		ns	
Write command hold time referenced to $\overline{\text{RAS}}$	t_{WCR}	90		115		ns	
Write command pulse width	t_{WP}	20		25		ns	
Write command to $\overline{\text{RAS}}$ lead time	t_{RWL}	40		45		ns	
Write command to $\overline{\text{CAS}}$ lead time	t_{CWL}	40		45		ns	
Data-in setup time	t_{DS}	0		0		ns	(Note 14)
Data-in hold time	t_{DH}	30		40		ns	(Note 14)
Data-in hold time referenced to $\overline{\text{RAS}}$	t_{DHR}	90		115		ns	
Write command setup time	t_{WCS}	0		0		ns	
$\overline{\text{CAS}}$ setup time for $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refreshing	t_{CSR}	10		10		ns	(Note 15)
$\overline{\text{CAS}}$ hold time for $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refreshing	t_{CHR}	30		30		ns	(Note 15)

Notes:

- (1) All voltages are referenced to GND.
- (2) An initial pause of $100\ \mu\text{s}$ is required after power-up, followed by any eight $\overline{\text{RAS}}$ cycles before proper device operation is achieved.
- (3) AC measurements assume $t_T = 5\text{ ns}$.
- (4) V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} .
- (5) I_{CC1} , I_{CC3} , I_{CC4} , and I_{CC5} depend on output loading and cycle rates. Specified values were obtained with the output open.
- (6) The minimum specifications are used only to indicate the cycle time at which proper operation over the full temperature range ($T_A = 0$ to $+70^\circ\text{C}$) is assured.
- (7) Load = 2 TTL (-1 mA , $+4\text{ mA}$) loads and 100 pF ($V_{OH} = 2.0\text{ V}$, $V_{OL} = 0.8\text{ V}$).
- (8) Assumes that $t_{RCD} \leq t_{RCD}(\text{max})$. If t_{RCD} is greater than the maximum recommended value in this table, t_{RAC} increases by the amount that t_{RCD} exceeds the value shown.
- (9) Assumes that $t_{RCD} \geq t_{RCD}(\text{max})$.
- (10) $t_{OFF}(\text{max})$ defines the time at which the output achieves the open-circuit condition and is not referenced to V_{OH} or V_{OL} .
- (11) Operation within the $t_{RCD}(\text{max})$ limit assures that $t_{RAC}(\text{max})$ can be met. $t_{RCD}(\text{max})$ is specified as a reference point only; if t_{RCD} is greater than $t_{RCD}(\text{max})$, access time is controlled exclusively by t_{CAC} .
- (12) The t_{CRP} requirement should be applicable for $\overline{\text{RAS}}/\overline{\text{CAS}}$ cycles preceded by any cycle.
- (13) Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
- (14) These parameters are referenced to the leading edge of $\overline{\text{CAS}}$.
- (15) $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ operation is specified.

Timing Waveforms


Read Cycle




83-004115B

Timing Waveforms (cont)

Write Cycle (Early Write)




83-004116B

Page Read Cycle


Timing Waveforms (cont)

Page Write Cycle (Early Write)




Timing Waveforms (cont)

Hidden Refresh Cycle



4

RAS-Only Refresh Cycle



Timing Waveforms (cont)

CAS Before RAS Refresh Cycle

