



## STM32U59xxx and STM32U5Axxx device errata

## Applicability

This document applies to the part numbers of STM32U59xxx and STM32U5Axxx devices and the device variants as stated in this page.

It gives a summary and a description of the device errata, with respect to the device datasheet and reference manual RM0456. Deviation of the real device behavior from the intended device behavior is considered to be a device limitation. Deviation of the description in the reference manual or the datasheet from the intended device behavior is considered to be a documentation erratum. The term “*errata*” applies both to limitations and documentation errata.

**Table 1. Device summary**

Reference	Part numbers
STM32U59xxx	STM32U595AI, STM32U595AJ, STM32U595QI, STM32U595QJ, STM32U595RI, STM32U595RJ, STM32U595VI, STM32U595VJ, STM32U595ZI, STM32U595ZJ, STM32U599BJ, STM32U599NI, STM32U599NJ, STM32U599VI, STM32U599VJ, STM32U599ZI, STM32U599ZJ
STM32U5Axxx	STM32U5A5AJ, STM32U5A5QJ, STM32U5A5RJ, STM32U5A5VJ, STM32U5A5ZJ, STM32U5A9BJ, STM32U5A9NJ, STM32U5A9VJ, STM32U5A9ZJ

**Table 2. Device variants**

Reference	Silicon revision codes	
	Device marking <sup>(1)</sup>	REV_ID <sup>(2)</sup>
STM32U59xxx and STM32U5Axxx	X	0x3001
	W	0x3002

1. Refer to the device datasheet for how to identify this code on different types of package.
2. REV\_ID[15:0] bitfield of DBGMCU\_IDCODE register.

## 1 Summary of device errata

The following table gives a quick reference to the STM32U59xxx and STM32U5Axxx device limitations and their status:

A = limitation present, workaround available

N = limitation present, no workaround available

P = limitation present, partial workaround available

"-" = limitation absent

Applicability of a workaround may depend on specific conditions of target application. Adoption of a workaround may cause restrictions to target application. Workaround for a limitation is deemed partial if it only reduces the rate of occurrence and/or consequences of the limitation, or if it is fully effective for only a subset of instances on the device or in only a subset of operating modes, of the function concerned.

**Table 3. Summary of device limitations**

Function	Section	Limitation	Status	
			Rev. X	Rev. W
Core	2.1.1	Access permission faults are prioritized over unaligned device memory faults	N	N
System	2.2.1	LSE crystal oscillator may be disturbed by transitions on PC13	N	N
	2.2.2	PWR_BDCR1 is not write-protected by DBP	N	N
	2.2.3	The PWR_S3WU interrupt is generated for internal wake-up sources (WUSELx = 11)	A	A
	2.2.4	MSIK clock cannot be stopped when used as kernel clock by MDF1 or ADF1	A	A
	2.2.5	Too low MSI frequency upon exit from Standby or Stop 3 mode	A	A
	2.2.6	HardFault on wake-up from Stop mode may occur in debug mode	N	N
	2.2.7	Full JTAG configuration without NJTRST pin cannot be used	A	A
	2.2.8	Incorrect backup domain reset with V <sub>BAT</sub> and V <sub>DD</sub> supplied by different power sources	A	A
	2.2.9	EXTI LOCK bit does not lock privilege configuration	N	N
	2.2.10	Device may be locked upon system reset under Stop 2 mode	P	-
	2.2.12	Flash programming can remain stuck in case of programming sequence error	A	A
	2.2.13	Device may hang up when entering low-power modes	P	P
GPIO	2.3.1	Software can modify GPIOs configuration not available in WLCSP150 packages	A	A
FMC	2.4.1	Dummy read cycles inserted when reading synchronous memories	N	N
	2.4.2	Wrong data read from a busy NAND memory	A	A
OCTOSPI	2.5.1	Memory-mapped write error response when DQS output is disabled	P	P
	2.5.2	Byte possibly dropped during an SDR read in clock mode 3 when a transfer gets automatically split	A	A
	2.5.3	Received data corrupted after arbitration ownership toggles when using clock mode 3 and no DQS for read direction	A	A
	2.5.4	Deadlock can occur under certain conditions	A	A
	2.5.5	Deadlock or write-data corruption after spurious write to a misaligned address in OCTOSPI_AR register	N	N
	2.5.6	Read data corruption after a few bytes are skipped when crossing a four-byte boundary	A	A

Function	Section	Limitation	Status	
			Rev. X	Rev. W
OCTOSPI	2.5.7	At least six cycles memory latency must be set when DQS is used for HyperBus™ memories	A	A
	2.5.8	Data write discarded in memory-mapped mode if a write to a misaligned address is directly followed by a request to the same address	A	A
	2.5.9	Setting the ABORT bit does not generate an error on the AHB bus for undefined-length incremental burst transfers	P	P
	2.5.10	Read data corruption when a wrap transaction is followed by a linear read to the same MSB address	N	N
	2.5.11	Transactions are limited to 8 Mbytes in OctaRAM™ memories	N	N
	2.5.12	Variable latency is not supported when a refresh collision occurs during a write access to some OctaRAM™ memories	P	P
	2.5.13	OCTOSPI external memory read issue after exiting Stop 2 or Stop 3 mode when using DQS and delay block.	P	P
HSPI	2.6.1	Memory-mapped write error response when DQS output is disabled	P	P
	2.6.2	Memory wrap instruction not enabled when DQS is disabled	N	N
	2.6.3	Deadlock or write-data corruption after spurious write to a misaligned address in HSPI_AR register	N	N
	2.6.4	Deadlock on consecutive out-of-range memory-mapped write operations	P	P
	2.6.5	HSPI deadlock or RAM content corrupted on CSBOUND split during prefetch, when DQS is disabled	A	A
	2.6.6	Indirect write mode limited to 256 Mbytes	N	N
	2.6.7	Read-modify-write operation does not clear the MSEL bit	A	A
	2.6.8	Setting the ABORT bit does not generate an error on the AHB bus for undefined-length incremental burst transfers	P	P
	2.6.9	Read data corruption when a wrap transaction is followed by a linear read to the same MSB address	N	N
	2.6.10	Transactions are limited to 8 Mbytes in OctaRAM™ memories	N	N
SDMMC	2.7.1	Command response and receive data end bits not checked	N	N
ADC4	2.8.1	ADC4 conversion error when used simultaneously with ADC1 or ADC2	P	P
ADC12	2.9.1	Unexpected regular conversion when two consecutive injected conversions are performed in Dual interleaved mode	A	A
	2.9.2	ADC_AWDy_OUT reset by non-guarded channels	A	A
	2.9.3	Injected data stored in the wrong ADC_JDRx registers	A	A
	2.9.4	ADC slave data may be shifted in Dual regular simultaneous mode	A	A
VREFBUF	2.10.1	V_REFBUF_OUT voltage overshoots in Range 4, Stop 1 or Stop 2 mode	A	A
DSI	2.11.1	DSI automatic clock lane control not functional	P	P
	2.11.2	False EoT sync error may be reported by some displays	N	N
	2.11.3	DSI PHY false contention detection in HS	N	N
LPTIM	2.13.1	Device may remain stuck in LPTIM interrupt when entering Stop mode	A	A
	2.13.2	ARRM and CMPM flags are not set when APB clock is slower than kernel clock	A	A
	2.13.3	Interrupt status flag is cleared by hardware upon writing its corresponding bit in LPTIM_DIER register	N	N
IWDG	2.14.1	IWDG is stopped when BDRST is set	P	P

Function	Section	Limitation	Status	
			Rev. X	Rev. W
RTC and TAMP	2.15.1	Alarm flag may be repeatedly set when the core is stopped in debug	N	N
	2.15.2	Binary mode: SSR is not reloaded with 0xFFFF FFFF when SSCLR = 1	A	A
	2.15.3	Parasitic tamper detection when debugger is used in RDP Level 0	A	A
I2C	2.16.1	Wrong data sampling when data setup time ( $t_{SU;DAT}$ ) is shorter than one I2C kernel clock period	P	P
	2.16.2	Spurious bus error detection in controller mode	A	A
USART	2.17.1	Data corruption due to noisy receive line	A	A
	2.17.2	Wrong data received by SPI slave receiver in autonomous mode with CPOL = 1	A	A
	2.17.3	Received data may be corrupted upon clearing the ABREN bit	A	A
	2.17.4	Noise error flag set while ONEBIT is set	N	N
LPUART	2.18.1	Possible LPUART transmitter issue when using low BRR[15:0] value	P	P
SPI	2.19.1	Possible corruption of last-received data depending on CRCSIZE setting	A	A
	2.19.2	MODF flag cannot generate interrupt	A	A
	2.19.3	RDY output failure at high serial clock frequency	N	N
	2.19.4	Master communication suspension fails in autonomous mode	N	N
	2.19.5	SPE may not be cleared upon MODF event	A	A
	2.19.6	SPI slave stalls with masters not providing extra SCK periods upon Not ready signaling	A	A
	2.19.7	Truncation of SPI output signals after EOT event	A	A
	2.19.8	TIFRE flag wrongly set in slave PCM long frame mode if FIXCH = 1	N	N
	2.19.9	TIFRE flag never set in slave PCM/I2S mode if FIXCH = 0	N	N
FDCAN	2.20.1	Desynchronization under specific condition with edge filtering enabled	A	A
	2.20.2	Tx FIFO messages inverted under specific buffer usage and priority setting	A	A
UCPD	2.21.1	TXHRST upon write data underflow corrupting the CRC of the next packet	A	A
	2.21.2	Ordered set with multiple errors in a single K-code is reported as invalid	N	N

The following table gives a quick reference to the documentation errata.

**Table 4. Summary of device documentation errata**

Function	Section	Documentation erratum
System	2.2.11	SRAM ECC error flags and addresses are updated only if interrupt is enabled
FMC	2.4.3	CTB1, CTB2, MODE[2:0] write-only bitfields in FMC_SDCMR incorrectly described as read-write
ADC12	2.9.5	14-bit ADC offset error and integral linearity error values are increased in datasheets
SAES	2.12.1	Data transfer from TAMP_BKPxR to key registers must be done only in ascending order when KEYSEL[2:0] is set to 010 or 100
	2.12.2	Incorrect name of AES suspend registers

## 2 Description of device errata

The following sections describe the errata of the applicable devices with Arm® core and provide workarounds if available. They are grouped by device functions.

Note: *Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.*



### 2.1 Core

Reference manual and errata notice for the Arm® Cortex®-M33 core revision r0p4 is available from <http://infocenter.arm.com>.

#### 2.1.1 Access permission faults are prioritized over unaligned device memory faults

##### Description

A load or store which causes an unaligned access to device memory results in an UNALIGNED UsageFault exception. However, if the region is not accessible because of the MPU access permissions (as specified in MPU\_RBAR.AP), then the resulting MemManage fault is prioritized over the UsageFault.

The failure occurs when the MPU is enabled and:

- A load/store access occurs to an address which is not aligned to the data type specified in the instruction.
- The memory access hits one region only.
- The region attributes (specified in the MAIR register) mark the location as device memory.
- The region access permissions prevent the access (that is, unprivileged or write not allowed).

The MemManage fault caused by the access permission violation is prioritized over the UNALIGNED UsageFault exception because of the memory attributes.

##### Workaround

None. However, it is expected that no existing software is relying on this behavior since it was permitted in Armv7-M.

### 2.2 System

#### 2.2.1 LSE crystal oscillator may be disturbed by transitions on PC13

##### Description

On LQFP packages, the LSE crystal oscillator clock frequency can be incorrect when PC13 is toggling in input or output (for example when used for RTC\_OUT1).

The external clock input (LSE bypass) is not impacted by this limitation.

The WLCSP and UFBGA packages are not impacted by this limitation.

##### Workaround

None.

Avoid toggling PC13 when LSE is used on LQFP packages.

#### 2.2.2 PWR\_BDCR1 is not write-protected by DBP

##### Description

When the DBP bit of PWR\_DBPR register is cleared, the write access to backup domain content is expected to be disabled. However, PWR\_BDCR1 register is not write-protected when DBP = 0.

### Workaround

None.

## 2.2.3

### The PWR\_S3WU interrupt is generated for internal wake-up sources (WUSELx = 11)

#### Description

According to some reference manual versions, the PWR\_S3WU interrupt is not generated for internal wake-up sources (when WUSELx = 11 in PWR\_WUCR3 register). However, upon wake-up from Stop 3 mode with WUSELx = 11, two interrupts are generated: the PWR\_S3WU and the internal wakeup source (RTC or TAMP) interrupts.

Note:

*The PWR\_S3WU flag (WUFx in PWR\_WUSR) is automatically cleared when clearing the internal wake-up source flag.*

### Workaround

Set the PWR\_S3WU interrupt with a lower priority than the internal source interrupt (RTC or TAMP). Consequently, upon wake-up from Stop 3 mode, the RTC or TAMP interrupt is serviced first. Then, the PWR\_S3WU interrupt is entered without the corresponding flag (WUFx in PWR\_WUSR) being set. This interrupt service routine can be returned without clearing any flag.

## 2.2.4

### MSIK clock cannot be stopped when used as kernel clock by MDF1 or ADF1

#### Description

MSIK can be used as kernel clock by the MDF1 and ADF1 by configuring the MDF1SEL and ADF1SEL bitfields of RCC\_CCIPRx registers.

Once selected as kernel clock source for MDF1 or ADF1 peripherals, MSIK can no longer be disabled using the MSIKON bits of the RCC\_CR register. This is because MDF1 and ADF1 request their kernel clock by default after reset.

If the application requests an entry in Stop 0, Stop 1, or Stop 2 mode, the selected MSIK kernel clock remains enabled leading to an overconsumption in this mode. The Stop 3 mode is not concerned by this limitation. MDF1 is not concerned for Stop 2 mode.

### Workaround

Before disabling the MSIK clocks, configure MDF1SEL and ADF1SEL to HCLK.

In case the application wants to enter Stop 0 or Stop 1 mode, and the MDF1 and ADF1 are not used during Stop mode, then configure MDF1SEL and ADF1SEL bitfields to HCLK before entering Stop mode. Upon Stop mode exit, restore the required MSIK kernel clock with the MDF1SEL and ADF1SEL bitfields. In case the application wants to enter Stop 2 mode and the ADF1 is not used during Stop mode, the same procedure is needed only for ADF1SEL.

In case the application wants to enter Stop 0, Stop 1, or Stop 2 mode and the MDF1 or ADF1 peripheral is used during Stop mode (Stop 0 and Stop 1 modes only for MDF1), then simply configure the MDF1SEL and ADF1SEL bitfields to required MSIK kernel clock. These peripherals request their kernel clock when they need it.

## 2.2.5

### Too low MSI frequency upon exit from Standby or Stop 3 mode

#### Description

The MSI clock frequency can be up to 25% lower than expected upon exit from Standby or Stop 3 mode, for a maximum of 200  $\mu$ s.

### Workaround

In case accuracy is needed, wait for 200  $\mu$ s after exiting Standby or Stop 3 mode before using the MSI.

## 2.2.6 HardFault on wake-up from Stop mode may occur in debug mode

### Description

A HardFault may occur at wake-up from Stop mode when the following conditions are met:

- Device is in debug mode.
- DBG\_STOP bit is set in DBGMCU\_CR.
- A wake-up event/interrupt from an SRD peripheral (except EXTI) occurs in a timing window of four clock cycles during Stop mode entry sequence. SRD peripherals are the ones connected to AHB3 and APB3.

### Workaround

None.

## 2.2.7 Full JTAG configuration without NJTRST pin cannot be used

### Description

When using the JTAG debug port in Debug mode, the connection with the debugger is lost if the NJTRST pin (PB4) is used as a GPIO or for an alternate function other than NJTRST. Only the 4-wire JTAG port configuration is impacted.

### Workaround

Use the SWD debug port instead of the full 4-wire JTAG port.

## 2.2.8 Incorrect backup domain reset with $V_{BAT}$ and $V_{DD}$ supplied by different power sources

### Description

The backup domain reset may be missed upon backup domain power-on subsequent to a  $V_{BAT}$  power-off, in  $V_{BAT}$  mode, if the  $V_{BAT}$  voltage during the power-off phase drops to a few mV window before starting to rise again. In this critical window, the flip-flops are no longer able to safely retain the information, and the backup domain reset has not yet been triggered. This window is located in the range between 100 mV and 700 mV, with the exact position depending mainly on the device and on the temperature. The issue only occurs when MONEN = 0 in the PWR\_BDCR1 register (backup domain supply and temperature monitoring are disabled).

This missed reset results in unpredictable values of the backup domain registers, which may cause a spurious behavior such as driving the LSCO output pin on PA2, raising an unexpected tamper event preventing the SRAM2 or PKA access, or influencing any of the backup domain functions.

### Workaround

Apply one of the following measures to avoid the incorrect backup domain reset:

- If the extra consumption is acceptable, enable backup domain supply and temperature monitoring (MONEN = 1 in PWR\_BDCR1). The maximum extra consumption is 1.2  $\mu$ A from  $V_{BAT}$  when  $V_{DD}$  is above  $V_{BOR0}$ , and around 3.6  $\mu$ A from  $V_{BAT}$  in  $V_{BAT}$  mode.
- In the application, let the  $V_{BAT}$  supply voltage fall to a level below 100 mV for more than 200 ms, before a new power-on.

If the two previous workarounds are not applicable and the boot follows a backup domain power-on reset:

- Erase the backup domain by software.

In order to discriminate the backup domain power-on reset from a power-on reset or exit from Shutdown mode, at least one backup register (called, for example, BackupTestRegister) must be previously programmed with a BKP\_REG\_VAL value with 16 bits set and 16 bits cleared. Robustness of this workaround can be significantly improved by using a CRC rather than registers. The registers are subject to backup domain reset.

The workaround consists in calculating the CRC of the backup domain registers: RCC\_BDCR and RTC/TAMP registers, excluding bits modified by hardware.

The CRC result can be stored in the backup register instead of a fixed value. This value needs to be updated for each modification of values covered by CRC, such as by using CRC peripheral.

At the very beginning of the boot code, insert the following software sequence:

1. Check if the BORRSTF flag of RCC\_CSR is set (the reset is caused by a power-on).
2. If true, check that the BackupTestRegister content is different from BKP\_REG\_VAL, or the CRC recalculation is different from stored results, accordingly the chosen workaround implementation.
3. If true and if no tamper flag is set (when tamper detection is enabled), the reset is caused by a backup domain power-on. Apply the following sequence:
  - a. Enable the PWR clock in RCC, by setting the PWREN bit of RCC\_AHB3ENR.
  - b. Enable backup domain access, by setting the DBP bit of PWR\_DBPR.
  - c. Reset the backup domain by:
    - i. Writing 0x0001 0000 to RCC\_BDCR, which sets the BDRST bit and clears other register bits that might not be reset.
    - ii. Reading RCC\_BDCR, to make the reset time long enough.
    - iii. Writing 0x0000 0000 to RCC\_BDCR, to clear the BDRST bit.
  - d. Clear BORRSTF, by setting the RMVF bit of RCC\_CSR.

## 2.2.9 EXTI LOCK bit does not lock privilege configuration

### Description

Both security and privilege configuration of the extended interrupts and event controller (EXTI) must be locked when the LOCK bit of the EXTI lock register (EXTI\_LOCKR) is set. The EXTI security configuration register (EXTI\_SECCFGR1) is locked as expected, but the EXTI privilege configuration register (EXTI\_PRIVCFG1) can still be modified when the LOCK bit is set.

### Workaround

None.

## 2.2.10 Device may be locked upon system reset under Stop 2 mode

### Description

A system reset occurs when the MCU is in Stop 2 mode on LDO regulator, with at least, one RAM in power-down (SRAMx, Caches, or peripheral SRAMs). This may lock the device in a high consumption state (dozens of mA). The IWDG, the external NRST pin, and the BOR thresholds 1 to 4 are the reset sources that create this limitation. Only a power-on sequence recovers from this state: V<sub>DD</sub> must drop below V<sub>BORG</sub> (brownout reset minimum threshold value), then raise to its expected value.

This limitation is not present:

- upon wake-up from Stop 2 mode with other wake-up sources (GPIO or peripheral interrupt).
- if the device is supplied by the SMPS regulator during Stop 2 mode.
- in Stop 0, Stop 1, and Stop 3 modes.

### Workaround

Keep all SRAMs powered on during Stop 2 mode that is all xRAMxPD/PDS bits in PWR\_CRx registers must be kept at their reset state.

## 2.2.11 SRAM ECC error flags and addresses are updated only if interrupt is enabled

### Description

In the reference manual RM0456, up to version 4, it is stated that:

- If a single error is detected, SEDC and CSEDC flags are set in RAMCFG\_MxISR and RAMCFG\_MxICR respectively. The ECC single error address is updated in RAMCFG\_MxSEAR.
- If a double error is detected, DED and CDED flags are set in RAMCFG\_MxISR and RAMCFG\_MxICR respectively. The ECC double error address is updated in RAMCFG\_MxDEAR.

However, the real behavior is that:

- If a single error is detected, SEDC and CSEDC flags are set, and the associated ECC single error address is updated only if the single error interrupt is enabled (SEIE bit of RAMCFG\_MxIER is set).
- If a double error is detected, DED and CDED flags are set, and the associated ECC double error address is updated only if double error interrupt or NMI is enabled (DEIE bit or ECCNMI bit of RAMCFG\_MxIER is set).

This is a documentation error rather than a device limitation.

#### Workaround

When the application needs to get the ECC error flags and addresses status without servicing the associated interrupts, the RAMCFG SEIE/DEIE interrupts must be enabled with the associated NVIC RAMCFG vector 5 disabled.

### 2.2.12 Flash programming can remain stuck in case of programming sequence error

#### Description

If an operation is started while the write buffer is waiting for the next data (STRT or OPTSTRT is set while WDW is already set), the PGSERR flag is set and the programming sequence is expected to be aborted. However, the WDW bit remains set and the flash programming operation remains stuck, waiting for the second word to be written.

#### Workaround

Write the second word to the write buffer to either start the programming (if the programming sequence is correct) or raise a new error, which resets the WDW flag.

### 2.2.13 Device may hang up when entering low-power modes

#### Description

The device hangs up when it enters low-power modes (Stop 0, 1, 2, 3 / Standby / Shutdown) if the following conditions are met:

- An asynchronous wake-up event or interrupt occurs within a short timing window (six HCLK-cycles-lengths) before entering low-power mode.
- A low-power mode code entry is executed from flash memory (ICACHE enabled or not).
- Flash prefetch is enabled.
- Flash latency is equal to or greater than four wait-states.

The hang up can also occur if the asynchronous wake-up event or interrupt occurs in this short timing window, and the Flash is being read by any other master (GPDMA, DMA2D, SDMMC), regardless of the Flash latency.

A system reset is needed to recover from this hang-up state.

#### Workaround

- Ensure that GPDMA, DMA2D, and SDMMC do not access the Flash during the low-power mode entry sequence.
- Configure Flash with prefetch disabled.
- If Flash prefetch must be kept enabled:
  - If Flash latency = 4 wait-states and low-power mode is entered using WFI/WFE instruction, align the WFI/WFE instruction at the beginning of a 128-bit line (address ending by 0x0 in hexadecimal).
  - If Flash latency  $\geq$  5 wait-states (this configuration is used when Flash is in LPM mode, with fHCLK > 50 MHz ) or if low-power mode is entered when returning from ISR (SLEEPONEXIT bit is set in Cortex-M33 system control system register), there is no other workaround than disabling Flash prefetch or reducing Flash latency (which requires Flash LPM = 0 and/or lower HCLK frequency).

## 2.3 GPIO

### 2.3.1 Software can modify GPIOs configuration not available in WLCSP150 packages

#### Description

Software can configure the unbonded GPIOs in WLCSP150 packages. This can lead to an extra consumption if they are floating with Schmitt trigger ON.

#### Workaround

Configure all unbonded GPIOs as analog input or as output push-pull 0 state.

## 2.4 FMC

### 2.4.1 Dummy read cycles inserted when reading synchronous memories

#### Description

When performing a burst read access from a synchronous memory, two dummy read accesses are performed at the end of the burst cycle whatever the type of burst access.

The extra data values read are not used by the FMC and there is no functional failure.

#### Workaround

None.

### 2.4.2 Wrong data read from a busy NAND memory

#### Description

When a read command is issued to the NAND memory, the R/B signal gets activated upon the de-assertion of the chip select. If a read transaction is pending, the NAND controller might not detect the R/B signal (connected to NWAIT) previously asserted and sample a wrong data. This problem occurs only when the MEMSET timing is configured to 0x00 or when ATTHOLD timing is configured to 0x00 or 0x01.

#### Workaround

Either configure MEMSET timing to a value greater than 0x00 or ATTHOLD timing to a value greater than 0x01.

### 2.4.3 CTB1, CTB2, MODE[2:0] write-only bitfields in FMC\_SDCMR incorrectly described as read-write

#### Description

The CTB1, CTB2, and MODE[2:0] bitfields in FMC\_SDCMR are write-only, and always read as zero. Some versions of the device reference manual incorrectly indicate that these bitfields are read-write.

This is a documentation error rather than a device limitation.

#### Workaround

None.

## 2.5 OCTOSPI

### 2.5.1 Memory-mapped write error response when DQS output is disabled

#### Description

If the DQSE control bit of the OCTOSPI\_WCCR register is cleared for memories without DQS pin, it results in an error response for every memory-mapped write request.

### Workaround

When doing memory-mapped writes, set the DQSE bit of the OCTOSPI\_WCCR register, even for memories that have no DQS pin.

## 2.5.2 Byte possibly dropped during an SDR read in clock mode 3 when a transfer gets automatically split

### Description

When reading a continuous stream of data from sequential addresses in a serial memory, the OCTOSPI can interrupt the transfer and automatically restart it at the next address when features generating transfer splits (CSBOUND, REFRESH, TIMEOUT or MAXTRAN) are active. Thus, a single continuous transfer can effectively be split into multiple smaller transfers.

When the OCTOSPI is configured to use clock mode 3 (CKMODE bit of the OCTOSPI\_DCR1 register set) and a continuous stream of data is read in SDR mode (DDTR bit of the OCTOSPI\_CCR register cleared), the last byte sent by the memory before an automatic split gets dropped, thus causing all the subsequent bytes to be seen one address earlier.

### Workaround

Use clock mode 0 (CKMODE bit of the OCTOSPI\_DCR1 register cleared) when in SDR mode.

## 2.5.3 Received data corrupted after arbitration ownership toggles when using clock mode 3 and no DQS for read direction

### Description

When two OCTOSPI peripherals compete the ownership for the same external bus through the I/O manager and the following conditions are met:

- at least one of the OCTOSPIs operating in read mode
- at least one of the OCTOSPIs set with clock mode 3

the received data is corrupted due to a spurious sampling event when the ownership of the external bus toggles.

### Workaround

Use clock mode 0, by setting the bit CKMODE of the OCTOSPI\_DCR1 register (all memories known to date support clock mode 0).

## 2.5.4 Deadlock can occur under certain conditions

### Description

A deadlock can occur when all the following conditions are met:

- The product communicates through an I/O manager in multiplexed mode with a single external memory or an external combo featuring two memories, directly or through a high-speed interface.
- The external memory(ies) is(are) accessed in Indirect mode.

The deadlock can happen when the two following conditions occur at the same time:

- The Octo-SPI interface that currently owns the external bus (for example OCTOSPI1) waits for a transfer to occur with the external memory, to complete its transfer on the internal interconnect matrix bus.
- A data transfer request on the internal interconnect matrix bus arrives to the other Octo-SPI interface (for example OCTOSPI2).

This leads to an ownership conflict where:

- OCTOSPI2 cannot get ownership of the external bus which is currently in use by OCTOSPI1.
- OCTOSPI1 cannot get ownership of the internal interconnect matrix bus which is currently in use by OCTOSPI2.

### Workaround

Apply one of the following measures:

- If any of the features generating automatic transfer split (MAXTRAN, REFRESH, CSBOUND, TIMEOUT) is set, OCTOSPI1 splits its transfer at some point in time, releasing the bus. OCTOSPI2 can then process its data, and when OCTOSPI1 gets ownership back again, it resumes its transfer thanks to its embedded capability to restart at the address following the last address accessed. In this case, the deadlock is resolved.  
Limitation of the workaround: The automatic resume of the transfer does not work with certain flash memories in write direction only. These memories require an extra "write enable" command before resuming a write transfer. This "write enable" command is not generated by the OCTOSPI.
- The application must ensure that it has sufficient room left in the OCTOSPI internal FIFO for each and every transfer before launching it. The internal interconnect matrix bus activity no longer depends on what happens on external bus side, and the deadlock condition is avoided.

## 2.5.5 Deadlock or write-data corruption after spurious write to a misaligned address in OCTOSPI\_AR register

### Description

Upon writing a misaligned address to OCTOSPI\_AR just before switching to memory-mapped mode (without first triggering the indirect write operation), with the OCTOSPI configured as follows:

- FMODE = 00 in OCTOSPI\_CR (indirect write mode)
- DQSE = 1 in OCTOSPI\_CCR (DQS active)

then, the OCTOSPI may be deadlocked on the first memory-mapped request or the first memory-mapped write to memory (and any sequential writes after it) may be corrupted.

An address is misaligned if the address is:

- Odd and the OCTOSPI is configured to send two bytes of data to the memory every cycle (octal-DTR mode or dual-quad-DTR mode), or
- Not a multiple of four when the OCTOSPI is configured to send four bytes of data to the memory (16-bit DTR mode or dual-octal DTR mode).

If the OCTOSPI\_AR register is reprogrammed with an aligned address (without triggering the indirect write between the two writes to OCTOSPI register), the data sent to the memory during the indirect write operation are also corrupted.

### Workaround

None.

## 2.5.6 Read data corruption after a few bytes are skipped when crossing a four-byte boundary

### Description

A memory-mapped read is corrupted when the following sequence occurs:

1. An 8- or 16-bit read is performed in a four-byte window, and the last byte of this window is not read.
2. Any read in the next four-byte window is done before the completion of the previous read memory prefetch. OCTOSPI immediately responds to this read request, even before the data are read from memory, thus resulting in incorrect data read.

If the next read operations are issued to consecutive addresses, then the read data are also corrupted.

### Workaround

Apply one of the following measures:

- Perform only 32-bit memory-mapped read accesses. For CPU read accesses, enable ICACHE and/or DCACHE and configure the OCTOSPI memory as cacheable (CACHE only performs 32-bit read accesses).  
For system DMA, use only 32-bit data size for read accesses.  
If the DMA2D uses 4-, 8-, 16- or 24-bpp picture format, add dummy pixels at the end of each picture line to increase the number of bytes that are skipped when performing read operations. As an example, a 128 x 28 x 24 bpp picture can be extended to 132 x 128 x 24 bpp to ensure that any sequence skipping bytes skips a minimum of two words on each line.
- If this is not possible and an 8-bit or 16-bit read is done at the beginning of a four-byte window, ensure that the next access is not a read from the next four-byte window or that the second access occurs after the data at the skipped addresses are prefetched from memory.

## 2.5.7

### At least six cycles memory latency must be set when DQS is used for HyperBus™ memories

#### Description

For HyperBus™ memories, the TACC[7:0] bitfield of the OCTOSPI\_HLCR register enables the setting of the memory latency in number of clock cycles. These dummy cycles are inserted between the address and the data phases during read operations.

When the DQS signal is used for HyperBus™ memories, and the number of latency clock cycles programmed in TACC[7:0] is lower than six, a deadlock occurs during read operations.

#### Workaround

Configure the memory and the octo-SPI controller to have at least six clock cycles of latency.

## 2.5.8

### Data write discarded in memory-mapped mode if a write to a misaligned address is directly followed by a request to the same address

#### Description

In memory-mapped mode with DQS enabled, a data write is discarded if the write targets a misaligned address and is directly followed by a request (cycle by cycle on AHB) to the same address.

An address is misaligned if the address is odd and the OCTOSPI is configured to send two bytes of data to the memory on every cycle that is targeted by one of the following modes:

- Octal DTR
- Dual-quad DTR

#### Workaround

Use one of the following measures:

- Configure the OCTOSPI to issue commands to aligned addresses, that is to an even address when two bytes are transferred during each clock cycle.
- Avoid consecutive back-to-back (AHB cycle by cycle) accesses to the memory after a write to a memory mapped at the same address. Instead, insert a NOP (no operation) or a software delay between the two accesses.

## 2.5.9

### Setting the ABORT bit does not generate an error on the AHB bus for undefined-length incremental burst transfers

#### Description

An AHB error is expected to be generated when the ABORT bit of the OCTOSPI\_CR register is set while a request is ongoing.

Instead, the controller does not trigger any AHB error if the ongoing request is an undefined-length incremental burst AHB transfer.

An AHB error is generated for all other transfer types.

#### Workaround

When possible, wait for the end of the transfer before setting the ABORT bit.

### 2.5.10 Read data corruption when a wrap transaction is followed by a linear read to the same MSB address

#### Description

If a wrap transaction is followed by a linear read having the same MSB start address as the wrap (ADDR[27:2]), then the linear read is wrongly considered as a sequential transaction to the previous one, taking back the prefetched data and causing data corruption.

Notice that for a wrap transaction, the prefetch starts after the last address of the wrap window.

#### Workaround

As prefetch cannot be disabled, there is no workaround. However, the issue is seldom encountered since wrap operations are mostly initiated by the internal cache to refresh its cacheline. All the other masters must avoid retrieving data by using a linear read access to the same MSB address as the wrap, which has been just completed.

### 2.5.11 Transactions are limited to 8 Mbytes in OctaRAM™ memories

#### Description

When the controller is configured in Macronix OctaRAM™ mode, by setting the MTYP[2:0] bitfield of the OCTOSPI\_DCR1 register to 011, only 13 bits of row address are decoded and sent to the memory, meaning that only 8 K of 1-Kbyte blocks can be accessed (8 Mbytes).

#### Workaround

None.

This limitation is not present for PSRAMs or HyperRAM™ memories.

### 2.5.12 Variable latency is not supported when a refresh collision occurs during a write access to some OctaRAM™ memories

#### Description

When the memory type (MTYP[2:0] bitfield of the OCTOSPI\_CR register) is configured to 0b011 to target an OctaRAM™ memory, the host controller does not support the variable latency requested by the external memory if a refresh collision occurs during the write access. For example, some OctaRAM™ memories, such as ISSI memories, request extra latency cycles for write accesses during refresh collision. In this case, the controller does not sample the DQS input signal during the instruction phase, and cannot detect the extra latency requested by the external memory for the refresh operation. This results in data corruption.

Some OctaRAM™ memories do not request any additional latency for write access during refresh cycles. It is required only when the refresh occurs during a read access. In this case, no issue can be observed.

#### Workaround

When the application targets an OctaRAM™ memory that requests extra latency cycles for write access during refresh collision, force the fixed latency mode in the configuration register of the external memory. There is no constraint about read access, since both variable and fixed latency modes are supported.

## 2.5.13 OCTOSPI external memory read issue after exiting Stop 2 or Stop 3 mode when using DQS and delay block.

### Description

After exiting Stop 2 or Stop 3 mode, the first read in OCTOSPI external memory can return erroneous data when both OCTOSPI DQS and delay block are enabled.

### Workaround

After exiting Stop 2 or Stop 3 mode, execute a dummy read in the external memory before reading it.

## 2.6 HSPI

### 2.6.1 Memory-mapped write error response when DQS output is disabled

#### Description

If the DQSE control bit of the HSPI\_WCCR register is cleared for memories without DQS pin, it results in an error response for every memory-mapped write request.

#### Workaround

When doing memory-mapped writes, set the DQSE bit of the HSPI\_WCCR register, even for memories that have no DQS pin.

### 2.6.2 Memory wrap instruction not enabled when DQS is disabled

#### Description

Memory wrap instruction (as configured in the HSPI\_WPxxx registers) is not generated when DQS is disabled. The memory wrap instruction is replaced by two regular successive read instructions to ensure the correct data ordering: this split has very limited impact on performance.

#### Workaround

None.

### 2.6.3 Deadlock or write-data corruption after spurious write to a misaligned address in HSPI\_AR register

#### Description

Upon writing a misaligned address to HSPI\_AR just before switching to memory-mapped mode (without first triggering the indirect write operation), with the HSPI configured as follows:

- FMODE = 00 in HSPI\_CR (indirect write mode)
- DQSE = 1 in HSPI\_CCR (DQS active)

then, the HSPI may be deadlocked on the first memory-mapped request or the first memory-mapped write to memory (and any sequential writes after it) may be corrupted.

An address is misaligned if the address is:

- Odd and the HSPI is configured to send two bytes of data to the memory every cycle (octal-DTR mode or dual-quad-DTR mode), or
- Not a multiple of four when the HSPI is configured to send four bytes of data to the memory (16-bit DTR mode or dual-octal DTR mode).

If the HSPI\_AR register is reprogrammed with an aligned address (without triggering the indirect write between the two writes to HSPI register), the data sent to the memory during the indirect write operation are also corrupted.

### Workaround

None.

## 2.6.4

### Deadlock on consecutive out-of-range memory-mapped write operations

#### Description

The DEVSIZE[4:0] bitfield of the HSPI\_DCR1 register indicates that the size of the memory is  $2^{\lceil \text{DEVSIZE} + 1 \rceil}$  bytes, and thus any memory-mapped access to address  $2^{\lceil \text{DEVSIZE} + 1 \rceil}$  or above should get an error response.

However, no error response may be returned and the HSPI may become deadlocked after the following sequence of events:

1. A memory-mapped write operation is ongoing on the AHB bus.
2. A second memory-mapped write is requested to an address close to the end of the memory but not consecutive to the address targeted by the first write operation.
3. A third memory-mapped write operation is requested, this time to an address consecutive to the address targeted by the second write, and the address of this third write is  $2^{\lceil \text{DEVSIZE} + 1 \rceil}$  or an address consecutive to  $2^{\lceil \text{DEVSIZE} + 1 \rceil}$ .

If the first write command has not completed writing data, then the write to  $2^{\lceil \text{DEVSIZE} + 1 \rceil}$  does not return any error response and the next memory-mapped request gets stalled indefinitely.

#### Workaround

Ensure that no sequences of consecutive memory-mapped write operations pass the memory boundary.

## 2.6.5

### HSPI deadlock or RAM content corrupted on CSBOUND split during prefetch, when DQS is disabled

#### Description

Depending on the HSPI configuration and sequence of operations, HSPI may be deadlocked after an abort or the RAM content corrupted when a REFRESH, TIMEOUT or MAXTRAN event occurs.

When the HSPI is configured as follows:

- 16-bit DTR mode or dual-octal DTR mode enabled
- DQS input disabled (DQSE bit cleared into HSPI\_CCR register)

and the following sequence occurs:

1. The last byte is read from the AMBA interface at an address that is 65-72 bytes before a CSBOUND split.
2. There are no more memory-mapped requests (or no more reads from HSPI\_DR register in indirect read mode) for long enough that the prefetch mechanism fills up the FIFO.

then, the issue is encountered if either of the two events occurs:

- An abort is requested before another memory-mapped request is issued.  
In such case, HSPI becomes thoroughly deadlocked, and only a reset enables to recover from deadlock.
- No new memory-mapped requests are issued for so long that the command to the memory can be interrupted (chip select released) due to a REFRESH, TIMEOUT or MAXTRAN event.  
In such case, the chip select is not released and the RAM content may get corrupted (for instance if no refresh is performed).

#### Workaround

Use the DQS output of the memory (by setting the DQSE bit of the HSPI\_CCR register) when using 16-bit memories or octal memories in dual-octal mode.

## 2.6.6 Indirect write mode limited to 256 Mbytes

### Description

In indirect write mode, if the address is greater than 256 Mbytes, the indirect write is not performed at the targeted address, even if it is located inside the allowed memory space configured through the device size (DEVSIZE[4:0] of HSPI\_DCR1). Actually, this write operation takes place within the 256-Mbyte memory space, thus corrupting the memory content.

Indirect read operations are not impacted.

### Workaround

Indirect write operations have to be performed inside the first 256 Mbytes of the memory space.

## 2.6.7 Read-modify-write operation does not clear the MSEL bit

### Description

When the MSEL bit of the HSPI\_CR register is set, it remains set even if the software attempts to clear it by performing a read-modify-write operation.

### Workaround

To clear the MSEL bit, clear in a single write access bit 7 and bit 30 of the HSPI\_CR register, otherwise, the MSEL bit remains set.

## 2.6.8 Setting the ABORT bit does not generate an error on the AHB bus for undefined-length incremental burst transfers

### Description

An AHB error is expected to be generated when the ABORT bit of the HSPI\_CR register is set while a request is ongoing.

Instead, the controller does not trigger any AHB error if the ongoing request is an undefined-length incremental burst AHB transfer.

An AHB error is generated for all other transfer types.

### Workaround

When possible, wait for the end of the transfer before setting the ABORT bit.

## 2.6.9 Read data corruption when a wrap transaction is followed by a linear read to the same MSB address

### Description

If a wrap transaction is followed by a linear read having the same MSB start address as the wrap (ADDR[27:2]), then the linear read is wrongly considered as a sequential transaction to the previous one, taking back the prefetched data and causing data corruption.

Notice that for a wrap transaction, the prefetch starts after the last address of the wrap window.

### Workaround

As prefetch cannot be disabled, there is no workaround. However, the issue is seldom encountered since wrap operations are mostly initiated by the internal cache to refresh its cacheline. All the other masters must avoid retrieving data by using a linear read access to the same MSB address as the wrap, which has been just completed.

## 2.6.10 Transactions are limited to 8 Mbytes in OctaRAM™ memories

### Description

When the controller is configured in Macronix OctaRAM™ mode, by setting the MTYP[2:0] bitfield of the HSPI\_DCR1 register to 011, only 13 bits of row address are decoded and sent to the memory, meaning that only 8 K of 1-Kbyte blocks can be accessed (8 Mbytes).

### Workaround

None.

This limitation is not present for PSRAMs or HyperRAM™ memories.

## 2.7 SDMMC

### 2.7.1 Command response and receive data end bits not checked

#### Description

The command response and receive data end bits are not checked by the SDMMC. A reception with only a wrong end bit value is not detected. This does not cause a communication failure since the received command response or data is correct.

#### Workaround

None.

## 2.8 ADC4

### 2.8.1 ADC4 conversion error when used simultaneously with ADC1 or ADC2

#### Description

The ADC4 conversion is disturbed when carried out simultaneously with an ADC1 or ADC2 conversion and results in an ADC4 conversion error. The error is due to a  $V_{REF+}$  disturbance during an ADC1 or ADC2 sampling phase, and occurs regardless of which  $V_{REF+}$  is provided: either by external reference, or by VREFBUF.

#### Workaround

ADC1 and ADC4, or ADC2 and ADC4 analog converter clocks must be identical (same clock source, same frequency, and same phase) to avoid any disturbance. This is possible only when both ADC prescalers are programmed without any division factor. The bitfields of the both registers listed below must be set to 0b0000:

- ADC1 or ADC2 prescaler: PRESC[3:0] in the ADC12\_CCR register
- ADC4 prescaler: PRESC[3:0] in the ADC4\_CCR register

ADC1 and ADC4, or ADC2 and ADC4 analog converter clock frequencies must not exceed 55 MHz and the ADC4 clock duty cycle must be set to between 45% and 55%. Selecting AHB clock as the ADC kernel clock limits the whole AHB to 55 MHz. Other independent clock sources can be used to avoid this drawback. As a result, the triggers from timers, that are clocked by AHB clock, have an uncertainty due to trigger synchronization delay from timers AHB clock to ADC asynchronous kernel clock. In case PLL output pli2\_r\_ck is used as ADC kernel clock, the PLL division (controlled by the PLL2R[6:0] bitfield in the RCC\_RCC\_PLL2\_DIVR register) must be set to an even division (division by 2, 4, and so on) to guarantee a 50% ratio.

Note:

*The use of ADC kernel clock division factor is possible if ADC1 and ADC4, or ADC2 and ADC4 do not convert simultaneously.*

## 2.9 ADC12

### 2.9.1 Unexpected regular conversion when two consecutive injected conversions are performed in Dual interleaved mode

#### Description

In Dual ADC mode, an unexpected regular conversion may start at the end of the second injected conversion without a regular trigger being received, if the second injected conversion starts exactly at the same time than the end of the first injected conversion. This issue may happen in the following conditions:

- two consecutive injected conversions performed in Interleaved simultaneous mode (DUAL[4:0] of ADC\_CCR = 0b00011), or
- two consecutive injected conversions from master or slave ADC performed in Interleaved mode (DUAL[4:0] of ADC\_CCR = 0b00111)

#### Workaround

- In Interleaved simultaneous injected mode: make sure the time between two injected conversion triggers is longer than the injected conversion time.
- In Interleaved only mode: perform injected conversions from one single ADC (master or slave), making sure the time between two injected triggers is longer than the injected conversion time.

### 2.9.2 ADC\_AWDy\_OUT reset by non-guarded channels

#### Description

ADC\_AWDy\_OUT is set when a guarded conversion of a regular or injected channel is outside the programmed thresholds. It is reset after the end of the next guarded conversion that is inside the programmed thresholds. However, the ADC\_AWDy\_OUT signal is also reset at the end of conversion of non-guarded channels, both regular and injected.

#### Workaround

When ADC\_AWDy\_OUT is enabled, it is recommended to use only the ADC channels that are guarded by a watchdog.

If ADC\_AWDy\_OUT is used with ADC channels that are not guarded by a watchdog, take only ADC\_AWDy\_OUT rising edge into account.

### 2.9.3 Injected data stored in the wrong ADC\_JDRx registers

#### Description

When the AHB clock frequency is higher than the ADC clock frequency after the prescaler is applied (ratio > 10), if a JADSTP command is issued to stop the injected conversion (JADSTP bit set to 1 in ADC\_CR register) at the end of an injected conversion, exactly when the data are available, then the injected data are stored in ADC\_JDR1 register instead of ADC\_JDR2/3/4 registers.

#### Workaround

Before setting JADSTP bit, check that the JEOS flag is set in ADC\_ISR register (end of injected channel sequence).

### 2.9.4 ADC slave data may be shifted in Dual regular simultaneous mode

#### Description

In Dual regular simultaneous mode, ADC slave data may be shifted when all the following conditions are met:

- A read operation is performed by one DMA channel,
- OVRMOD = 0 in ADC\_CFGR register (Overrun mode enabled).

### Workaround

Apply one of the following measures:

- Set OVRMOD = 1 in ADC\_CFGR. This disables ADC\_DR register FIFO.
- Use two DMA channels to read data: one for slave and one for master.

## 2.9.5 14-bit ADC offset error and integral linearity error values are increased in datasheets

### Description

STM32U59x and STM32U5Ax datasheets revision 1 (DS13633 and DS13543) specify that:

- The offset error maximum value is  $\pm 5$  LSB in singled ended mode, while the correct value is  $\pm 12$  LSB.
- The integral linearity error maximum value is  $\pm 5$  LSB in singled ended mode, while the correct value is  $\pm 7$  LSB.

This is a documentation error rather than a device limitation. This error has no impact on the ADC accuracy.

### Workaround

None.

## 2.10 VREFBUF

### 2.10.1 V<sub>REFBUF\_OUT</sub> voltage overshoots in Range 4, Stop 1 or Stop 2 mode

#### Description

The V<sub>REFBUF\_OUT</sub> output voltage overshoots when started:

- While the regulator is in Range 4,
- While the device is in Stop 1 or Stop 2 mode.

#### Workaround

Modify the regulator voltage range to Range 1, 2, or 3 before enabling the voltage reference buffer.

## 2.11 DSI

### 2.11.1 DSI automatic clock lane control not functional

#### Description

The automatic mechanism used to manage the clock activity on the clock lane can cause a D-PHY timing violation between clock lane start/stop and data lane HS-to-LP and LP-to-HS transition.

The automatic clock lane control (ACR) bit of the DSI Host clock lane configuration register (DSI\_CLCR) must always be kept at 0 (reset value).

#### Workaround

In video mode, the clock has to be provided continuously.

In command mode, the clock signal on the clock line can be interrupted when there is no ongoing HS transmission. This is done by clearing the D-PHY clock control (DPCC) bit of the DSI Host clock lane configuration register (DSI\_CLCR). The DPCC bit must be set before any HS transmission.

### 2.11.2 False EoT sync error may be reported by some displays

#### Description

The differential line stays at a logic 0 state for two byte time at the end of a HS packet transmission before switching to LP state.

This does not impact the physical layer as it is seen as two extra bytes, and does not impact the protocol layer as packets are not corrupted. However, some displays may signal a false EoT sync error without altering the displayed image or functionality.

Do not rely on EoT sync error response from a display.

#### Workaround

None.

### 2.11.3 DSI PHY false contention detection in HS

#### Description

The DSI PHY contention detector reports false contentions in HS.

Do not rely on contention detection in high-speed (HS) circuits (PE3/PE4 flags).

#### Workaround

None.

## 2.12 SAES

### 2.12.1 Data transfer from TAMP\_BKPxR to key registers must be done only in ascending order when KEYSEL[2:0] is set to 010 or 100

#### Description

The KEYSEL[2:0] bitfield of the SAES\_CR register defines the source of the key information to use in the SAES cryptographic core:

- When KEYSEL[2:0] is set to 010, the boot hardware key (BHK), stored in tamper-resistant secure backup registers, is entirely transferred into the key registers upon a secure application performing a single read of all TAMP\_BKPxR registers ( $x = 0$  to 3 for KEYSIZE = 0,  $x = 0$  to 7 for KEYSIZE = 1).
- When KEYSEL[2:0] is set to 100, the XOR combination of DHUK and BHK is entirely transferred into the key registers upon a secure application performing a single read of all TAMP\_BKPxR registers ( $x = 0$  to 3 for KEYSIZE = 0,  $x = 0$  to 7 for KEYSIZE = 1).

Some revisions of the reference manual may wrongly specify that the read operation can be performed either in ascending or descending order, while it must be performed always in **ascending** order.

This is a documentation issue rather than a product limitation.

#### Workaround

No application workaround is required, provided that the read operation to the TAMP\_BKPxR registers is always done in ascending order.

### 2.12.2 Incorrect name of AES suspend registers

#### Description

Some reference manual revisions wrongly state the name of AES suspend registers as AES\_SUSPxR. The correct name is AES\_SUSPRx.

#### Workaround

No application workaround is required or applicable.

## 2.13 LPTIM

### 2.13.1 Device may remain stuck in LPTIM interrupt when entering Stop mode

#### Description

This limitation occurs when disabling the low-power timer (LPTIM).

When the user application clears the ENABLE bit in the LPTIM\_CR register within a small time window around one LPTIM interrupt occurrence, then the LPTIM interrupt signal used to wake up the device from Stop mode may be frozen in active state. Consequently, when trying to enter Stop mode, this limitation prevents the device from entering low-power mode and the firmware remains stuck in the LPTIM interrupt routine.

This limitation applies to all Stop modes and to all instances of the LPTIM. Note that the occurrence of this issue is very low.

#### Workaround

In order to disable a low power timer (LPTIMx) peripheral, do not clear its ENABLE bit in its respective LPTIM\_CR register. Instead, reset the whole LPTIMx peripheral via the RCC controller by setting and resetting its respective LPTIMxRST bit in the relevant RCC register.

### 2.13.2 ARRM and CMPM flags are not set when APB clock is slower than kernel clock

#### Description

When LPTIM is configured in one shot mode and APB clock is lower than kernel clock, there is a chance that ARRM and CMPM flags are not set at the end of the counting cycle defined by the repetition value REP[7:0]. This issue can only occur when the repetition counter is configured with an odd repetition value.

#### Workaround

To avoid this issue, the following formula must be respected:

$$\{\text{ARR}, \text{CMP}\} \geq \text{KER\_CLK} / (2 * \text{APB\_CLK})$$

where APB\_CLK is the LPTIM APB clock frequency, and KER\_CLK is the LPTIM kernel clock frequency. ARR and CMP are expressed in decimal value.

**Example:** The following example illustrates a configuration where the issue can occur:

- APB clock source (MSI) = 1 MHz, kernel clock source (HSI) = 16 MHz
- The repetition counter is set with REP[7:0] = 0x3 (odd value)

The above example is subject to issues, unless the user respects:

$$\{\text{CMP}, \text{ARR}\} \geq 16 \text{ MHz} / (2 * 1 \text{ MHz})$$

→ ARR must be  $\geq 8$  and CMP must be  $\geq 8$

**Note:** REP set to 0x3 means that effective repetition is REP+1 (= 4) but the user must consider the parity of the value loaded in the LPTIM\_RCR register (=3, odd) to assess the risk of issue.

### 2.13.3 Interrupt status flag is cleared by hardware upon writing its corresponding bit in LPTIM\_DIER register

#### Description

When any interrupt bit of the LPTIM\_DIER register is modified, the corresponding flag of the LPTIM\_ISR register is cleared by hardware.

#### Workaround

None.

## 2.14 IWDG

### 2.14.1 IWDG is stopped when BDRST is set

#### Description

IWDG, once started, is expected to stop only in case of system reset. However, the LSI (IWDG clock) is stopped when BDRST is set in the RCC\_BDCR register.

In addition, the BDRST bit is not protected against non-secure access when LSI or IWDG is secure.

#### Workaround

If a Backup domain reset must be done, set BDRST and clear it right after to minimize the duration LSI is stopped.

BDRST can be protected against non-secure access by configuring at least one function of RTC or TAMP as secure.

## 2.15 RTC and TAMP

### 2.15.1 Alarm flag may be repeatedly set when the core is stopped in debug

#### Description

When the core is stopped in debug mode, the clock is supplied to subsecond RTC alarm downcounter even when the device is configured to stop the RTC in debug.

As a consequence, when the subsecond counter is used for alarm condition (the MASKSS[3:0] bitfield of the RTC\_ALRMASSR and/or RTC\_ALRMBSSR register set to a non-zero value) and the alarm condition is met just before entering a breakpoint or printf, the ALRAF and/or ALRBF flag of the RTC\_SR register is repeatedly set by hardware during the breakpoint or printf, which makes any attempt to clear the flag(s) ineffective.

#### Workaround

None.

### 2.15.2 Binary mode: SSR is not reloaded with 0xFFFF FFFF when SSCLR = 1

#### Description

When SSCLR bit of the RTC\_ALRMxSSR register is set when in binary mode, SSR is reloaded with 0xFFFF FFFF at the end of the ck\_apre cycle when RTC\_SSR is set to RTC\_ALRxBINR (x stands for either A or B)

RTC\_SSR is not reloaded with 0xFFFF FFFF if RTC\_ALRxBINR is modified while RTC\_SSR is set to RTC\_ALRxBINR. Rather, SSR continues to decrement.

#### Workaround

The workarounds are described for alarm A, and can be applied in the same manner for alarm B. Two workarounds are proposed, the second one requires to use the second alarm.

- Wait for one ck\_apre cycle after an alarm A event before changing the RTC\_ALRABINR register value.
- Do not reprogram RTC\_ALRABINR following the alarm A event itself. Instead, use alarm B configured with RTC\_ALRBINR set to 0xFFFF FFFF, and reprogram RTC\_ALRABINR after the alarm B event. This ensures that one ck\_apre cycle elapses following the alarm A event.

### 2.15.3 Parasitic tamper detection when debugger is used in RDP Level 0

#### Description

The internal tamper 6 flag (ITAMP6F) can be unexpectedly set in the TAMP status register (TAMP\_SR) when a debugger is connected in RDP Level 0, in case a switch to V<sub>BAT</sub> occurs (V<sub>DD</sub> is below the BOR0 threshold).

### Workaround

Keep internal tamper 6 flag disabled as long as debug is needed, and enable it once development phase is complete. The tamper flag cannot be set if no debug access is done.

## 2.16 I2C

### 2.16.1 Wrong data sampling when data setup time ( $t_{SU;DAT}$ ) is shorter than one I2C kernel clock period

#### Description

The I<sup>2</sup>C-bus specification and user manual specify a minimum data setup time ( $t_{SU;DAT}$ ) as:

- 250 ns in Standard mode
- 100 ns in Fast mode
- 50 ns in Fast mode Plus

The device does not correctly sample the I<sup>2</sup>C-bus SDA line when  $t_{SU;DAT}$  is smaller than one I2C kernel clock (I<sup>2</sup>C-bus peripheral clock) period: the previous SDA value is sampled instead of the current one. This can result in a wrong receipt of target address, data byte, or acknowledge bit.

#### Workaround

Increase the I2C kernel clock frequency to get I2C kernel clock period within the transmitter minimum data setup time. Alternatively, increase transmitter's minimum data setup time. If the transmitter setup time minimum value corresponds to the minimum value provided in the I<sup>2</sup>C-bus standard, the minimum I2CCLK frequencies are as follows:

- In Standard mode, if the transmitter minimum setup time is 250 ns, the I2CCLK frequency must be at least 4 MHz.
- In Fast mode, if the transmitter minimum setup time is 100 ns, the I2CCLK frequency must be at least 10 MHz.
- In Fast-mode Plus, if the transmitter minimum setup time is 50 ns, the I2CCLK frequency must be at least 20 MHz.

### 2.16.2 Spurious bus error detection in controller mode

#### Description

In controller mode, a bus error can be detected spuriously, with the consequence of setting the BERR flag of the I2C\_SR register and generating bus error interrupt if such interrupt is enabled. Detection of bus error has no effect on the I<sup>2</sup>C-bus transfer in controller mode and any such transfer continues normally.

#### Workaround

If a bus error interrupt is generated in controller mode, the BERR flag must be cleared by software. No other action is required and the ongoing transfer can be handled normally.

## 2.17 USART

### 2.17.1 Data corruption due to noisy receive line

#### Description

In all modes, except synchronous slave mode, the received data may be corrupted if a glitch to zero shorter than the half-bit occurs on the receive line within the second half of the stop bit.

### Workaround

Apply one of the following measures:

- Either use a noiseless receive line, or
- add a filter to remove the glitches if the receive line is noisy.

## 2.17.2 Wrong data received by SPI slave receiver in autonomous mode with CPOL = 1

### Description

The SPI slave receiver device receives wrong data when all the following conditions are met:

- The USART is used in SPI master transmitter mode
- The autonomous mode is used
- The CPOL bit of the USART\_CR2 register is set

### Workaround

When the autonomous mode is used, do not set the CPOL bit in USART\_CR2.

## 2.17.3 Received data may be corrupted upon clearing the ABREN bit

### Description

The USART receiver may miss data or receive corrupted data when the auto baud rate feature is disabled by software (ABREN bit cleared in the USART\_CR2 register) after an auto baud rate detection, while a reception is ongoing.

### Workaround

Do not clear the ABREN bit.

## 2.17.4 Noise error flag set while ONEBIT is set

### Description

When the ONEBIT bit is set in the USART\_CR3 register (one sample bit method is used), the noise error (NE) flag must remain cleared. Instead, this flag is set upon noise detection on the START bit.

### Workaround

None.

*Note:* Having noise on the START bit is contradictory with the fact that the one sample bit method is used in a noise free environment.

## 2.18 LPUART

### 2.18.1 Possible LPUART transmitter issue when using low BRR[15:0] value

#### Description

The LPUART transmitter bit length sequence is not reset between consecutive bytes, which could result in a jitter that cannot be handled by the receiver device. As a result, depending on the receiver device bit sampling sequence, a desynchronization between the LPUART transmitter and the receiver device may occur resulting in data corruption on the receiver side.

This happens when the ratio between the LPUART kernel clock and the baud rate programmed in the LPUART\_BRR register (BRR[15:0]) is not an integer, and is in the three to four range. A typical example is when the 32.768 kHz clock is used as kernel clock and the baud rate is equal to 9600 baud, resulting in a ratio of 3.41.

### Workaround

Apply one of the following measures:

- On the transmitter side, increase the ratio between the LPUART kernel clock and the baud rate. To do so:
  - Increase the LPUART kernel clock frequency, or
  - Decrease the baud rate.
- On the receiver side, generate the baud rate by using a higher frequency and applying oversampling techniques if supported.

## 2.19 SPI

### 2.19.1 Possible corruption of last-received data depending on CRCSIZE setting

#### Description

With the CRC calculation disabled (CRCEN = 0), the transfer size bitfield set to a value greater than zero (TSIZE[15:0] > 0), and the length of CRC frame set to less than 8 bits (CRCSIZE[4:0] < 00111), the last data received in the RxFIFO may be corrupted.

#### Workaround

Keep the CRCSIZE[4:0] bitfield at its default setting (00111) during the data reception if CRCEN = 0 and TSIZE[15:0] > 0.

### 2.19.2 MODF flag cannot generate interrupt

#### Description

Mode fault detection results in disabling SPI. With the MODFIE bit of the SPI\_IER register set, the mode fault flag (MODF) going high is expected to trigger an interrupt. However, disabling SPI unduly blocks this interrupt request.

#### Workaround

To detect a mode fault event, poll the MODF flag by software.

### 2.19.3 RDY output failure at high serial clock frequency

#### Description

When acting as slave with RDY alternate function enabled through setting the RDIM bit of the SPI\_CFG2 register, the device may fail to indicate its *Not ready* status in time through the RDY output signal to suspend communication. This may then lead to data overrun and/or underrun on the device side. The failure occurs when the serial clock frequency exceeds:

- Twice the APB clock frequency, with data sizes from 8 to 15 bits
- Six times the APB clock frequency, with data sizes from 16 to 23 bits
- Fourteen times the APB clock frequency, with data sizes from 24 to 32 bits

#### Workaround

None.

## 2.19.4 Master communication suspension fails in autonomous mode

### Description

The SPI peripheral is blocked regardless of the completion of the ongoing data frame transaction, and the SUPSF flag is never set, when:

- The master provides a communication triggered in autonomous mode (TRIGEN=1 of the SPI\_AUTOCSR register), and
- The suspension of the ongoing transaction is applied by setting the CSUSP bit through the smart DMA in Stop mode.

### Workaround

None.

*Note: The user software must avoid any master suspension in Stop mode while the master operates in autonomous mode and waits for EOT if TSIZE is greater than 0. If an endless transaction is applied (TSIZE = 0), the suspension is the only way to stop the ongoing transaction. Then to unblock the peripheral, the software must disable SPI then apply the hardware reset. Otherwise, the system cannot proceed to the next transaction.*

## 2.19.5 SPE may not be cleared upon MODF event

### Description

The failure described applies to multi-master topology when the device is configured to monitor the SS input signal by hardware (SSM = 0, SSOE = 0 of the SPI\_CFG2 register).

If the software sets the SPE (SPI enable) bit of the SPI\_CR1 register at the instant of the SS signal transiting to its active logical level, the resulting MODF event duly switches the SPI into slave mode, but it fails to clear the SPE bit and thus disable the SPI.

*Note: The SS active logical level is the one that matches the SSIO bit of the SPI\_CFG2 register.*

### Workaround

Whenever MODF event fails to clear the SPE bit, do it by software.

## 2.19.6 SPI slave stalls with masters not providing extra SCK periods upon Not ready signaling

### Description

In Stop mode, the device SPI operating as slave with the Ready signaling enabled (the RDIM of the SPI\_CFG2 register set) may stall and never retrieve the Ready state. This occurs when SCK stops immediately after Not ready status.

*Note: STM32 devices supporting the Ready signaling and operating as SPI master provide some extra SCK periods upon detecting Not ready signal, thus allowing the SPI slaves to operate correctly.*

### Workaround

If in the application, there is an SPI master that stops SCK immediately upon Not ready signal, without providing some extra SCK periods, do not enable the Ready signaling.

## 2.19.7 Truncation of SPI output signals after EOT event

### Description

After an EOT event signaling the end of a non-zero transfer size transaction (TSIZE > 0) upon sampling the last data bit, the software may disable the SPI peripheral. As expected, disabling SPI deactivates the SPI outputs (SCK, MOSI and SS when the SPI operates as a master, MISO when as a slave), by making them float or statically output their by-default levels, according to the AFCNTR bit of the SPI\_CFG2 register.

With fast software execution (high PCLK frequency) and slow SPI (low SCK frequency), the SPI disable occurring too fast may result in truncating the SPI output signals. For example, the device operating as a master then generates an asymmetric last SCK pulse (with CPHA = 0), which may prevent the correct last data bit reception by the other node involved in the communication.

#### Workaround

Apply one of the following measures or their combination:

- Add a delay between the EOT event and SPI disable action.
- Decrease the ratio between PCLK and SCK frequencies.

### 2.19.8 TIFRE flag wrongly set in slave PCM long frame mode if FIXCH = 1

#### Description

When FIXCH = 1, the flag TIFRE indicates an error when channel length indicated by WS does not last as expected. In slave PCM long frame mode, TIFRE is wrongly set, indicating a frame error even if it did not occur.

This issue occurs when all the following conditions are met:

- I2SMOD[1:0] = 1 (I2S/PCM mode) in the SPI\_I2SCFGR register
- I2SCFG[2:0] = 000 or 001 or 100 (slave modes) in the SPI\_I2SCFGR register
- I2SSD[1:0] = 11 (PCM) and PCMSYNC=1 (PCM long) in the SPI\_I2SCFGR register
- FIXCH[1:0] = 1 (channel length given by CHLEN) in the SPI\_I2SCFGR register

#### Workaround

None. Ignore the TIFRE flag.

### 2.19.9 TIFRE flag never set in slave PCM/I2S mode if FIXCH = 0

#### Description

When FIXCH = 0, the TIFRE flag in the SPI\_SR register is set to indicate a frame error if a new frame synchronization is received while the shift-in or shift-out of the previous data is not complete (early frame error). Instead, this flag is not set, and no frame error is detected.

This issue occurs when all the following conditions are met:

- I2SMOD[1:0] = 1 (I2S/PCM mode) in the SPI\_I2SCFGR register
- I2SCFG[2:0] = 000 or 001 or 100 (slave modes) in the SPI\_I2SCFGR register
- FIXCH[1:0] = 0 (CHLEN different from 16 or 32) in the SPI\_I2SCFGR register

#### Workaround

None. Ignore the TIFRE flag.

## 2.20 FDCAN

### 2.20.1 Desynchronization under specific condition with edge filtering enabled

#### Description

FDCAN may desynchronize and incorrectly receive the first bit of the frame if:

- the edge filtering is enabled (the EFBI bit of the FDCAN\_CCCR register is set), and
- the end of the integration phase coincides with a falling edge detected on the FDCAN\_Rx input pin

If this occurs, the CRC detects that the first bit of the received frame is incorrect, flags the received frame as faulty and responds with an error frame.

Note: *This issue does not affect the reception of standard frames.*

### Workaround

Disable edge filtering or wait for frame retransmission.

## 2.20.2 Tx FIFO messages inverted under specific buffer usage and priority setting

### Description

Two consecutive messages from the Tx FIFO may be inverted in the transmit sequence if:

- FDCAN uses both a dedicated Tx buffer and a Tx FIFO (the TFQM bit of the FDCAN\_TXBC register is cleared), and
- the messages contained in the Tx buffer have a higher internal CAN priority than the messages in the Tx FIFO.

### Workaround

Apply one of the following measures:

- Ensure that only one Tx FIFO element is pending for transmission at any time:  
The Tx FIFO elements may be filled at any time with messages to be transmitted, but their transmission requests are handled separately. Each time a Tx FIFO transmission has completed and the Tx FIFO gets empty (TFE bit of FDACN\_IR set to 1) the next Tx FIFO element is requested.
- Use only a Tx FIFO:  
Send both messages from a Tx FIFO, including the message with the higher priority. This message has to wait until the preceding messages in the Tx FIFO have been sent.
- Use two dedicated Tx buffers (for example, use Tx buffer 4 and 5 instead of the Tx FIFO). The following pseudo-code replaces the function in charge of filling the Tx FIFO:

```
Write message to Tx Buffer 4
Transmit Loop:
    Request Tx Buffer 4 - write AR4 bit in FDCAN_TXBAR
    Write message to Tx Buffer 5
    Wait until transmission of Tx Buffer 4 complete (IR bit in FDCAN_IR),
    read TO4 bit in FDCAN_TXBTO
    Request Tx Buffer 5 - write AR5 bit of FDCAN_TXBAR
    Write message to Tx Buffer 4
    Wait until transmission of Tx Buffer 5 complete (IR bit in FDCAN_IR),
    read TO5 bit in FDCAN_TXBTO
```

## 2.21 UCPD

### 2.21.1 TXHRST upon write data underflow corrupting the CRC of the next packet

#### Description

TXHRST command issued at the instant of detecting write data underflow during a packet transmission can cause a corrupt CRC of the following packet.

#### Workaround

Use DMA (TXDMAEN) rather than software writing to UCPD\_TXDR. Normally, this prevents write data underflow. Should a corrupt CRC event still occur, the DMA transfer method retransmits the packet until the CRC is correct and the packet acknowledged by the receiver.

### 2.21.2 Ordered set with multiple errors in a single K-code is reported as invalid

#### Description

The Power Delivery standard allows considering a received ordered set as valid even if it contains errors, provided that they only affect a single K-code of the ordered set.

In the reference manual, the RXSOP3OF4 flag is specified to signal errors affecting a single K-code, the RXERR flag to signal errors in multiple K-codes.

However, the behaviour does not conform with the reference manual. The RXSOP3OF4 flag is only raised in the case of a single error. The RXERR flag is raised in the case of multiple errors, regardless of whether they affect a single K-code or multiple K-codes. As a consequence, ordered sets with multiple errors in a single K-code are reported by the device as invalid although the Power Delivery standard allows considering them as valid.

Despite this non-conformity versus its reference manual, the device remains compliant with the Power Delivery standard.

#### **Workaround**

None.

## Important security notice

The STMicroelectronics group of companies (ST) places a high value on product security, which is why the ST product(s) identified in this documentation may be certified by various security certification bodies and/or may implement our own security measures as set forth herein. However, no level of security certification and/or built-in security measures can guarantee that ST products are resistant to all forms of attacks. As such, it is the responsibility of each of ST's customers to determine if the level of security provided in an ST product meets the customer needs both in relation to the ST product alone, as well as when combined with other components and/or software for the customer end product or application. In particular, take note that:

- ST products may have been certified by one or more security certification bodies, such as Platform Security Architecture ([www.psacertified.org](http://www.psacertified.org)) and/or Security Evaluation standard for IoT Platforms ([www.trustcb.com](http://www.trustcb.com)). For details concerning whether the ST product(s) referenced herein have received security certification along with the level and current status of such certification, either visit the relevant certification standards website or go to the relevant product page on [www.st.com](http://www.st.com) for the most up to date information. As the status and/or level of security certification for an ST product can change from time to time, customers should re-check security certification status/level as needed. If an ST product is not shown to be certified under a particular security standard, customers should not assume it is certified.
- Certification bodies have the right to evaluate, grant and revoke security certification in relation to ST products. These certification bodies are therefore independently responsible for granting or revoking security certification for an ST product, and ST does not take any responsibility for mistakes, evaluations, assessments, testing, or other activity carried out by the certification body with respect to any ST product.
- Industry-based cryptographic algorithms (such as AES, DES, or MD5) and other open standard technologies which may be used in conjunction with an ST product are based on standards which were not developed by ST. ST does not take responsibility for any flaws in such cryptographic algorithms or open technologies or for any methods which have been or may be developed to bypass, decrypt or crack such algorithms or technologies.
- While robust security testing may be done, no level of certification can absolutely guarantee protections against all attacks, including, for example, against advanced attacks which have not been tested for, against new or unidentified forms of attack, or against any form of attack when using an ST product outside of its specification or intended use, or in conjunction with other components or software which are used by customer to create their end product or application. ST is not responsible for resistance against such attacks. As such, regardless of the incorporated security features and/or any information or support that may be provided by ST, each customer is solely responsible for determining if the level of attacks tested for meets their needs, both in relation to the ST product alone and when incorporated into a customer end product or application.
- All security features of ST products (inclusive of any hardware, software, documentation, and the like), including but not limited to any enhanced security features added by ST, are provided on an "AS IS" BASIS. AS SUCH, TO THE EXTENT PERMITTED BY APPLICABLE LAW, ST DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, unless the applicable written and signed contract terms specifically provide otherwise.

## Revision history

Table 5. Document revision history

Date	Version	Changes
17-Jan-2023	1	Initial release
30-Mar-2023	2	<p>Added errata:</p> <ul style="list-style-type: none"><li><b>System:</b> Device may be locked upon system reset under Stop 2 mode</li><li>EXTI LOCK bit does not lock privilege configuration</li><li>SRAM ECC error flags and addresses are updated only if interrupt is enabled</li><li><b>ADC12:</b> 14-bit ADC offset error and integral linearity error values are increased in datasheets</li><li><b>UCPD:</b> TXHRST upon write data underflow corrupting the CRC of the next packet</li><li>Ordered set with multiple errors in a single K-code is reported as invalid</li></ul> <p>Renamed LPUART limitation: Wrong data received when the communication nodes are two LPUART instances into Possible LPUART transmitter issue when using low BRR[15:0] value</p> <p>Removed errata not applicable for this product:</p> <ul style="list-style-type: none"><li><b>TIM:</b> Consecutive compare event missed in specific conditions</li><li>Output compare clear not working with external counter reset</li></ul>
22-Feb-2024	3	<p>Added errata:</p> <ul style="list-style-type: none"><li><b>System:</b> Flash programming can remain stuck in case of programming sequence error</li><li><b>OCTOSPI:</b> Setting the ABORT bit does not generate an error on the AHB bus for undefined length incremental burst transfers</li><li>Read data corruption when a wrap transaction is followed by a linear read to the same MSB address</li><li>Transactions are limited to 8 Mbytes in OctaRAM™ memories</li><li><b>HSPI:</b> Memory-mapped write error response when DQS output is disabled</li><li>Setting the ABORT bit does not generate an error on the AHB bus for undefined-length incremental burst transfers</li></ul> <p>Read data corruption when a wrap transaction is followed by a linear read to the same MSB address</p> <p>Transactions are limited to 8 Mbytes in OctaRAM™ memories</p> <p><b>USART:</b> Noise error flag set while ONEBIT is set</p> <p><b>SAES:</b> Data transfer from TAMP_BKPxR to key registers must be done only in ascending order when KEYSEL[2:0] is set to 010 or 100</p> <p><b>SDMMC:</b> Command response and receive data end bits not checked</p> <p>Modified errata:</p> <ul style="list-style-type: none"><li><b>System:</b> LSE crystal oscillator may be disturbed by transitions on PC13</li><li><b>USART:</b> Data corruption due to noisy receive line</li></ul>
04-Apr-2024	4	<p>Silicon revision W added.</p> <p>Modified errata: 14-bit ADC offset error and integral linearity error values are increased in datasheets</p>
17-Jun-2025	5	<p>Added:</p> <ul style="list-style-type: none"><li>Device may hang up when entering low-power modes</li><li>Variable latency is not supported when a refresh collision occurs during a write access to some OctaRAM™ memories</li><li>OCTOSPI external memory read issue after exiting Stop 2 or Stop 3 mode when using DQS and delay block.</li><li>False EoT sync error may be reported by some displays</li><li>DSI PHY false contention detection in HS</li><li>TIFRE flag wrongly set in slave PCM long frame mode if FIXCH = 1</li><li>TIFRE flag never set in slave PCM/I2S mode if FIXCH = 0</li><li>CTB1, CTB2, MODE[2:0] write-only bitfields in FMC_SDCMR incorrectly described as read-write</li><li>Incorrect name of AES suspend registers</li></ul>

## Contents

<b>1</b>	<b>Summary of device errata.....</b>	<b>2</b>
<b>2</b>	<b>Description of device errata.....</b>	<b>5</b>
<b>2.1</b>	<b>Core .....</b>	<b>5</b>
<b>2.1.1</b>	Access permission faults are prioritized over unaligned device memory faults .....	5
<b>2.2</b>	<b>System .....</b>	<b>5</b>
<b>2.2.1</b>	LSE crystal oscillator may be disturbed by transitions on PC13 .....	5
<b>2.2.2</b>	PWR_BDCR1 is not write-protected by DBP.....	5
<b>2.2.3</b>	The PWR_S3WU interrupt is generated for internal wake-up sources (WUSELx = 11).....	6
<b>2.2.4</b>	MSIK clock cannot be stopped when used as kernel clock by MDF1 or ADF1 .....	6
<b>2.2.5</b>	Too low MSI frequency upon exit from Standby or Stop 3 mode .....	6
<b>2.2.6</b>	HardFault on wake-up from Stop mode may occur in debug mode.....	7
<b>2.2.7</b>	Full JTAG configuration without NJTRST pin cannot be used .....	7
<b>2.2.8</b>	Incorrect backup domain reset with V <sub>BAT</sub> and V <sub>DD</sub> supplied by different power sources ..	7
<b>2.2.9</b>	EXTI LOCK bit does not lock privilege configuration .....	8
<b>2.2.10</b>	Device may be locked upon system reset under Stop 2 mode .....	8
<b>2.2.11</b>	SRAM ECC error flags and addresses are updated only if interrupt is enabled.....	8
<b>2.2.12</b>	Flash programming can remain stuck in case of programming sequence error.....	9
<b>2.2.13</b>	Device may hang up when entering low-power modes .....	9
<b>2.3</b>	<b>GPIO.....</b>	<b>10</b>
<b>2.3.1</b>	Software can modify GPIOs configuration not available in WLCSP150 packages.....	10
<b>2.4</b>	<b>FMC .....</b>	<b>10</b>
<b>2.4.1</b>	Dummy read cycles inserted when reading synchronous memories .....	10
<b>2.4.2</b>	Wrong data read from a busy NAND memory .....	10
<b>2.4.3</b>	CTB1, CTB2, MODE[2:0] write-only bitfields in FMC_SDCMR incorrectly described as read-write .....	10
<b>2.5</b>	<b>OCTOSPI.....</b>	<b>10</b>
<b>2.5.1</b>	Memory-mapped write error response when DQS output is disabled .....	10
<b>2.5.2</b>	Byte possibly dropped during an SDR read in clock mode 3 when a transfer gets automatically split .....	11
<b>2.5.3</b>	Received data corrupted after arbitration ownership toggles when using clock mode 3 and no DQS for read direction .....	11
<b>2.5.4</b>	Deadlock can occur under certain conditions .....	11
<b>2.5.5</b>	Deadlock or write-data corruption after spurious write to a misaligned address in OCTOSPI_AR register .....	12
<b>2.5.6</b>	Read data corruption after a few bytes are skipped when crossing a four-byte boundary ..	12
<b>2.5.7</b>	At least six cycles memory latency must be set when DQS is used for HyperBus™ memories .....	13

<b>2.5.8</b>	Data write discarded in memory-mapped mode if a write to a misaligned address is directly followed by a request to the same address . . . . .	13
<b>2.5.9</b>	Setting the ABORT bit does not generate an error on the AHB bus for undefined-length incremental burst transfers . . . . .	13
<b>2.5.10</b>	Read data corruption when a wrap transaction is followed by a linear read to the same MSB address . . . . .	14
<b>2.5.11</b>	Transactions are limited to 8 Mbytes in OctaRAM™ memories . . . . .	14
<b>2.5.12</b>	Variable latency is not supported when a refresh collision occurs during a write access to some OctaRAM™ memories . . . . .	14
<b>2.5.13</b>	OCTOSPI external memory read issue after exiting Stop 2 or Stop 3 mode when using DQS and delay block . . . . .	15
<b>2.6</b>	<b>HSPI</b> . . . . .	15
<b>2.6.1</b>	Memory-mapped write error response when DQS output is disabled . . . . .	15
<b>2.6.2</b>	Memory wrap instruction not enabled when DQS is disabled . . . . .	15
<b>2.6.3</b>	Deadlock or write-data corruption after spurious write to a misaligned address in HSPI_AR register . . . . .	15
<b>2.6.4</b>	Deadlock on consecutive out-of-range memory-mapped write operations . . . . .	16
<b>2.6.5</b>	HSPI deadlock or RAM content corrupted on CSBOUND split during prefetch, when DQS is disabled . . . . .	16
<b>2.6.6</b>	Indirect write mode limited to 256 Mbytes . . . . .	17
<b>2.6.7</b>	Read-modify-write operation does not clear the MSEL bit . . . . .	17
<b>2.6.8</b>	Setting the ABORT bit does not generate an error on the AHB bus for undefined-length incremental burst transfers . . . . .	17
<b>2.6.9</b>	Read data corruption when a wrap transaction is followed by a linear read to the same MSB address . . . . .	17
<b>2.6.10</b>	Transactions are limited to 8 Mbytes in OctaRAM™ memories . . . . .	18
<b>2.7</b>	<b>SDMMC</b> . . . . .	18
<b>2.7.1</b>	Command response and receive data end bits not checked . . . . .	18
<b>2.8</b>	<b>ADC4</b> . . . . .	18
<b>2.8.1</b>	ADC4 conversion error when used simultaneously with ADC1 or ADC2 . . . . .	18
<b>2.9</b>	<b>ADC12</b> . . . . .	19
<b>2.9.1</b>	Unexpected regular conversion when two consecutive injected conversions are performed in Dual interleaved mode . . . . .	19
<b>2.9.2</b>	ADC_AWDy_OUT reset by non-guarded channels . . . . .	19
<b>2.9.3</b>	Injected data stored in the wrong ADC_JDRx registers . . . . .	19
<b>2.9.4</b>	ADC slave data may be shifted in Dual regular simultaneous mode . . . . .	19
<b>2.9.5</b>	14-bit ADC offset error and integral linearity error values are increased in datasheets . . . . .	20
<b>2.10</b>	<b>VREFBUF</b> . . . . .	20
<b>2.10.1</b>	V <sub>REFBUF_OUT</sub> voltage overshoots in Range 4, Stop 1 or Stop 2 mode . . . . .	20
<b>2.11</b>	<b>DSI</b> . . . . .	20
<b>2.11.1</b>	DSI automatic clock lane control not functional . . . . .	20

2.11.2	False EoT sync error may be reported by some displays . . . . .	20
2.11.3	DSI PHY false contention detection in HS. . . . .	21
2.12	SAES . . . . .	21
2.12.1	Data transfer from TAMP_BKPxR to key registers must be done only in ascending order when KEYSEL[2:0] is set to 010 or 100 . . . . .	21
2.12.2	Incorrect name of AES suspend registers . . . . .	21
2.13	LPTIM . . . . .	22
2.13.1	Device may remain stuck in LPTIM interrupt when entering Stop mode . . . . .	22
2.13.2	ARRM and CMPM flags are not set when APB clock is slower than kernel clock . . . . .	22
2.13.3	Interrupt status flag is cleared by hardware upon writing its corresponding bit in LPTIM_DIER register . . . . .	22
2.14	IWDG . . . . .	23
2.14.1	IWDG is stopped when BDRST is set . . . . .	23
2.15	RTC and TAMP . . . . .	23
2.15.1	Alarm flag may be repeatedly set when the core is stopped in debug . . . . .	23
2.15.2	Binary mode: SSR is not reloaded with 0xFFFF FFFF when SSCLR = 1 . . . . .	23
2.15.3	Parasitic tamper detection when debugger is used in RDP Level 0 . . . . .	23
2.16	I2C . . . . .	24
2.16.1	Wrong data sampling when data setup time ( $t_{SU;DAT}$ ) is shorter than one I2C kernel clock period. . . . .	24
2.16.2	Spurious bus error detection in controller mode . . . . .	24
2.17	USART . . . . .	24
2.17.1	Data corruption due to noisy receive line. . . . .	24
2.17.2	Wrong data received by SPI slave receiver in autonomous mode with CPOL = 1 . . . . .	25
2.17.3	Received data may be corrupted upon clearing the ABREN bit. . . . .	25
2.17.4	Noise error flag set while ONEBIT is set . . . . .	25
2.18	LPUART . . . . .	25
2.18.1	Possible LPUART transmitter issue when using low BRR[15:0] value. . . . .	25
2.19	SPI . . . . .	26
2.19.1	Possible corruption of last-received data depending on CRCSIZE setting. . . . .	26
2.19.2	MODF flag cannot generate interrupt . . . . .	26
2.19.3	RDY output failure at high serial clock frequency . . . . .	26
2.19.4	Master communication suspension fails in autonomous mode . . . . .	27
2.19.5	SPE may not be cleared upon MODF event . . . . .	27
2.19.6	SPI slave stalls with masters not providing extra SCK periods upon <i>Not ready</i> signaling . . . . .	27
2.19.7	Truncation of SPI output signals after EOT event . . . . .	27
2.19.8	TIFRE flag wrongly set in slave PCM long frame mode if FIXCH = 1 . . . . .	28
2.19.9	TIFRE flag never set in slave PCM/I2S mode if FIXCH = 0 . . . . .	28

<b>2.20</b>	FDCAN .....	28
<b>2.20.1</b>	Desynchronization under specific condition with edge filtering enabled .....	28
<b>2.20.2</b>	Tx FIFO messages inverted under specific buffer usage and priority setting .....	29
<b>2.21</b>	UCPD .....	29
<b>2.21.1</b>	TXHRST upon write data underflow corrupting the CRC of the next packet .....	29
<b>2.21.2</b>	Ordered set with multiple errors in a single K-code is reported as invalid .....	29
<b>Important security notice .....</b>		<b>31</b>
<b>Revision history .....</b>		<b>32</b>

**IMPORTANT NOTICE – READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to [www.st.com/trademarks](http://www.st.com/trademarks). All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2025 STMicroelectronics – All rights reserved