# A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part I: Model of the Intrinsic Channel Region

Jie Deng, Student Member, IEEE, and H.-S. Philip Wong, Fellow, IEEE

Abstract—This paper presents a circuit-compatible compact model for the intrinsic channel region of the MOSFET-like single-walled carbon-nanotube field-effect transistors (CNFETs). This model is valid for CNFET with a wide range of chiralities and diameters and for CNFET with either metallic or semiconducting carbon-nanotube (CNT) conducting channel. The modeled nonidealities include the quantum confinement effects on both circumferential and axial directions, the acoustical/optical phonon scattering in the channel region, and the screening effect by the parallel CNTs for CNFET with multiple CNTs. In order to be compatible with both large- (digital) and small-signal (analog) applications, a complete transcapacitance network is implemented to deliver the real-time dynamic response. This model is implemented with an HSPICE. Using this model, we project a 13 times CV/Iimprovement of the intrinsic CNFET with (19, 0) CNT over the bulk n-type MOSFET at the 32-nm node. The model described in this paper serves as a starting point toward the complete CNFETdevice model incorporating the additional device/circuit-level nonidealities and multiple CNTs reported in the paper of Deng and Wong.

*Index Terms*—Analytical model, ballistic, carbon nanotube (CNT), carbon-nanotube field-effect transistor (CNFET), compact model, intrinsic, screening effect, SPICE.

#### I. INTRODUCTION

S ONE of the promising new transistors, carbon-nanotube field-effect transistor (CNFET) avoids most of the fundamental limitations for traditional silicon MOSFETs. With ultralong ( $\sim$ 1  $\mu$ m) mean free path (MFP) for elastic scattering, a ballistic or near-ballistic transport can be obtained with an intrinsic carbon nanotube (CNT) under low voltage bias to achieve the ultimate device performance [2]–[5]. The quasi-1-D structure provides better electrostatic control over the channel region than 3-D device (e.g., bulk CMOS) and 2-D device (e.g., fully depleted SOI) structures [6].

Efforts have been made in recent years on modeling semiconducting CNFET [7]-[10] for digital logic applications and

Manuscript received May 7, 2007; revised September 19, 2007. This work was supported in part by a grant from the Semiconductor Research Corporation (SRC). The review of this paper was arranged by Editor H. Jaouen.

The authors are with the Center for Integrated Systems and the Department of Electrical Engineering, Stanford University, Stanford, CA 94305-4070 USA (e-mail: jdeng@stanford.edu; hspwong@stanford.edu).

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/TED.2007.909030

CNT for interconnects [11], [12] in order to evaluate the potential performance at the device level. The reported compact models to date [7]-[10] used one or more lumped static gate capacitances and an ideal ballistic transport model. These simplifications make it questionable when evaluating the transient response and device dynamic performance. The integral function used in [7] and [8] requires intensive calculation efforts and thereby makes it difficult to implement in circuit simulators, e.g., HSPICE [13]. The polynomial fitting approach used in [9] improves the runtime significantly, but it makes the evaluation of the CNFET performance with different device parameters inconvenient. The simple coaxial or planer gate structures utilized in [7], [8], and [10] differ from the typical realistic CNFET gate structure that consists of high-k gate oxide on top of the SiO<sub>2</sub> insulating bulk. For a CNFET with multiple parallel CNTs [3], these published models cannot examine the multiple CNT-to-CNT screening effects on both the driving current and the effective gate capacitance. To evaluate the CNFET circuit performance with an improved accuracy, a CNFET-device model with a more complete circuit-compatible structure and also incorporating the typical device/circuit nonidealities is necessary.

Considering both the fabrication feasibility [14] and superior device performance of the MOSFET-like CNFET as compared with the Schottky barrier (SB)-controlled FET, we choose to focus on the MOSFET-like CNFETs in this paper. This paper models the intrinsic channel region of the CNFET, which serves as the first-level modeling of the complete device model. This model includes the quantum confinement on both the circumferential and the axial directions, the acoustical/optical phonon scattering in the channel region, the screening effect by the parallel CNTs for CNFET with multiple CNTs, and the intrinsic ac behavior which is delivered by a dynamic gate capacitance network. The complete device model that includes the channel elastic scattering, the doped source/drain region, the Schottky barrier resistance, the multiple CNTs per device and other device/circuit nonidealities, and its applications are reported in [1].1 The modeling approach and methodology described

<sup>&</sup>lt;sup>1</sup>The model is available at http://nano.stanford.edu/models.php.




Fig. 1. Three-dimensonal device structure of CNFETs with multiple channels, high-k gate dielectric material, and related parasitic gate capacitances. In this example, three CNFETs are fabricated along one single CNT. The channel region of CNTs is undoped, whereas the other regions of CNTs are heavily doped. The inset shows the 3-D device structure of CNFET that is modeled in this paper, with only the intrinsic channel region.

in this paper is generally applicable to other 1-D devices, e.g., silicon nanowire FETs [6], provided that the appropriate equations for the band structure and/or density of states (DOS) are used.

This paper is organized as follows. First, we describe the device structure used for the modeling. Next, we show both the mathematical expressions and the circuit representations of each major component. Finally, we discuss the application of this model for a complete device model for circuit simulation [1].

## II. DEVICE STRUCTURE

A typical layout of a MOSFET-like CNFET device is shown in Fig. 1. The CNT channel region is undoped, whereas the other regions are heavily doped, acting as both the source/drain extension region and/or interconnects between two adjacent devices (uncontacted source–gate/gate–drain configurations).

This paper describes the modeling of one single intrinsic channel of CNFET, as shown in Fig. 1 (inset), which is a starting point toward the complete device model reported in [1]. For MOSFET-like CNFET, since positive-FET (pFET) behavior is similar to negative FET (nFET), we only describe the equations for nFET in this paper, although we implemented both nFET and pFET for the SPICE simulations.

## III. MODEL OF THE INTRINSIC CHANNEL REGION

This part models the intrinsic channel region of CNFET with a near-ballistic transport and without any parasitic capacitance and parasitic resistance. The equivalent circuit model is shown as Fig. 2. Fig. 2(a) is the equivalent circuit implemented with HSPICE, and Fig. 2(b) and (c) is the other two possible implementations for the transcapacitance network, which will be discussed in Section III-B.

The Fermi-level profiles and the energy-band diagram in the channel region with a ballistic transport are shown in Fig. 3(a). The potential differences  $\mu_s - \mu_s'$  and  $\mu_d - \mu_d'$  are




Fig. 2. Equivalent circuit model for the intrinsic channel region of CNFET. (a) Nine-capacitor model, assuming that the carrier distribution along the channel is uniform. Exxx is the voltage-controlled voltage source, and the potential of Vxxx is equal to the controlling voltage source.  $R_{\rm dummy}$  is a large-value (>1E15) resistor to keep the circuit stable. (b) Five-capacitor model and (c) six-capacitor model, assuming that all the carriers from +k branches are assigned to the source and that all the carriers from -k branches are assigned to the drain.

determined by both the applied bias and the property of the source/drain extension regions. We will treat the nonballistic transport and the potential drop at the source/drain extension region and the contacts in the complete device model [1]. We assume near-ballistic transport and ideal (reflectionless) contacts in this paper, i.e.,  $eV_{\rm DS}\approx\mu_d-\mu_s$ ; thus,  $\mu_s(\mu_d)$  remains almost constant in the source-channel (drain-channel) region [Fig. 3(a)].




Fig. 3. (a) Ideal CNFET with ballistic (intrinsic) channel. Superposed are the Fermi-level profiles (solid arrows) from source to drain and the energyband diagram (dashed lines) with bias  $V_{\rm DS} = (\mu_d - \mu_s)/e$ . (b) Electrostatic capacitor model used to calculate the channel surface-potential change  $\Delta\Phi_B$ before and after gate/source/drain/substrate bias. All the node potentials are referred to the input source Fermi level. Superposed is the energy-band diagram (only the first subband shown) from the external source node S' to the external drain node D'.

#### A. Current Sources

The single-walled CNT (SWCNT) is treated as a quasi-1-D quantum wire in this paper. For SWCNT with chiralities  $(n_1, n_2)$ , the diameter  $(D_{\text{CNT}})$  is given by (a = 2.49 Å is the)lattice constant) [15]

$$D_{\text{CNT}} = \frac{a\sqrt{n_1^2 + n_1 n_2 + n_2^2}}{\pi}.$$
 (1)

SWCNTs can be grouped as either metallic or semiconducting nanotubes [15]. For SWCNT with a finite length  $(L_a)$ and a finite diameter  $(D_{\text{CNT}})$ , applying the Born-von Karman boundary condition on both the circumferential direction and axial (channel length) directions, the E-k dispersion relation is quantized into discrete substates. We denote (m, l) as the Ith substate at the mth subband,  $k_m$  as the wavenumber of the mth subband in the circumferential direction, and  $k_l$  as the wavenumber of the *l*th substate in the current-flow direction. We define the subbands with positive band gap as "semiconducting subbands," and the subbands with zero or negative band gap as "metallic subbands." Thus, the band structure of metallic nanotubes can be treated as a summation of the metallic and semiconducting subbands.

The wavenumbers related with semiconducting subbands are given by [15], [16]

$$k_m = \frac{2\pi}{a\sqrt{n_1^2 + n_1 n_2 + n_2^2}} \cdot \lambda$$
 (2a)

$$k_{m} = \frac{2\pi}{a\sqrt{n_{1}^{2} + n_{1}n_{2} + n_{2}^{2}}} \cdot \lambda$$

$$\lambda = \begin{cases} \frac{6m - 3 - (-1)^{m}}{12}, & m = 1, 2, \dots \\ & \mod(n_{1} - n_{2}, 3) \neq 0 \\ m, & m = 0, 1, \dots \\ & \mod(n_{1} - n_{2}, 3) = 0 \end{cases}$$
(2a)

$$k_l = \frac{2\pi}{L_q} l, \qquad l = 0, 1, 2, \dots$$
 (2c)

m=0 is reserved for the metallic subband.  $k_l$  approaches the continuous values for large  $L_g$ . Around the Fermi point with carrier energy  $E_{m,l} \ll V_{\pi}$  (~3.033 eV, the carbon  $\pi$ - $\pi$ bond energy in the tight bonding model), CNT E-k dispersion relation can be approximated as [15]

$$E_{m,l} \approx \frac{\sqrt{3}}{2} a V_{\pi} \sqrt{k_m^2 + k_l^2} \tag{3}$$

where  $E_{m,l}$  is the carrier energy at the (m,l) substate above the intrinsic level  $E_i$ , and  $E_{m,0}$  is the half band gap of the mth subband.

We consider three current sources in the CNFET model: 1) the thermionic current contributed by the semiconducting subbands  $(I_{\text{semi}})$  with the classical band theory; 2) the current contributed by the metallic subbands ( $I_{\text{metal}}$ ); and 3) the leakage current  $(I_{\text{btbt}})$  caused by the band-to-band tunneling (BTBT) mechanism through the semiconducting subbands.

 $I_{\mathrm{semi}}$ : For semiconducting subbands, we only consider the electron current for the nFET because the hole current is suppressed by the n-type heavily doped source/drain. The current contributed by the substate (m, l) is given by

$$J_{m,l}(V_{xs}, \Delta\Phi_B) = 2en\nu_F \tag{4}$$

where  $V_{xs}$  is the potential difference between the node x and the source. The Fermi velocity  $\nu_F = 1/\hbar \cdot \partial E/\partial k_l$ . The factor of two is due to electron spin degeneracy, e is the unit electronic charge, and n is the number of electrons that occupy the substate (m, l), which is given by

$$n = \frac{f_{\text{FD}}(E_{m,l} + eV_{\text{xs}} - \Delta\Phi_B)}{L_q}$$
 (5a)

$$n = \frac{f_{\rm FD}(E_{m,l} + eV_{\rm xs} - \Delta\Phi_B)}{L_g}$$
 (5a) 
$$f_{\rm FD}(E) = \frac{1}{1 + e^{E/kT}}$$
 (5b)

where  $\Delta\Phi_B$  is the channel surface-potential change with gate/drain bias,  $f_{\rm FD}(E)$  is the Fermi-Dirac distribution function, k is the Boltzmann constant, T is the temperature in kelvin, and  $E_{m,l}$  is the carrier energy at the substate (m, l).

With (4) and (5), we obtain

$$J_{m,l}(V_{xs}, \Delta\Phi_B) = \frac{2e}{h} \frac{\sqrt{3}a\pi V_{\pi}}{L_g} \frac{k_l}{\sqrt{k_m^2 + k_l^2}} \frac{1}{1 + e^{(E_{m,l} + eV_{xs} - \Delta\Phi_B)/kT}}.$$
 (6)

The total current contributed by all substates is equal to the current flowing from the drain to the source (+k) branch) minus

the current flowing from the source to the drain (-k branch)

$$I_{\text{semi}}(V_{\text{ch,DS}}, V_{\text{ch,GS}})$$

$$= 2 \sum_{\substack{k_m \\ m=1}}^{M} \sum_{\substack{l=1 \\ l=1}}^{L} \left[ T_{\text{LR}} J_{m,l}(0, \Delta \Phi_B) \big|_{+k} - T_{\text{RL}} J_{m,l}(V_{\text{ch,DS}}, \Delta \Phi_B) \big|_{-k} \right]$$
(7)

where  $V_{\rm ch,DS}$ , and  $V_{\rm ch,GS}$  denote the Fermi potential differences near the source side within the channel, the factor of two is due to the double degeneracy of the subband, and Mand L are the numbers of subbands and substates, respectively. For typical devices with appropriate diameter range ( $D_{\rm CNT}$  < 3 nm) and short gate length ( $L_q \leq 100$  nm), only the first two or three subbands and the first 10-15 substates have a significant impact on the current using a sub-1-V power supply. Including more subbands should be done with more caution due to two limitations: 1) The band-structure model used in this paper requires  $E_{m,l} \ll V_{\pi}$ , and 2) the complex phonon modes at high energy level. For long-channel devices ( $L_q > 100 \text{ nm}$ ), one can either approximate the current for short device (7) by setting  $L_q = 100$  nm in (2c), (5a), and (6) or use the longchannel model introduced in (14) in the succeeding part of this part.  $T_{LR}$  and  $T_{RL}$  are the transmission probability of the carriers at the substate (m, l) in +k and -k branches, respectively. We consider three typical scattering mechanisms in the channel region: 1) acoustic phonon scattering (near-elastic process [5]); 2) optical phonon scattering (inelastic process [4]); and 3) elastic scattering. The elastic-scattering probability is assumed to be independent of the carrier energy and will be treated in the complete device modeling [1]. Both the acoustic and optical phonon scatterings depend on the carrier energy. Only intraband scatterings are considered in this paper. Random-angle scatterings are suppressed, and only back- and forward scatterings can occur in a 1-D quantum wire due to the Pauli's exclusion principle and the confined k-space [17]. A scattering event from the substate  $(m, l_1)$  in +/-k branch to the substate  $(m, l_2)$  in -/+k branch can occur only if the two conditions are satisfied: 1) The substate  $(m, l_1)$  is filled with electrons, and 2) the substate  $(m, l_2)$  is empty so that it can accept the scattered carrier from  $(m, l_1)$ . Assuming that the optical phonon-scattering MFP ( $\lambda_{\rm op} \sim 15$  nm [18]) and the acoustic phonon-scattering MFP ( $\lambda_{\rm ap} \sim 500$  nm [19]) are constant if both conditions are met, we normalize the effective acoustic phonon-scattering MFP  $(l_{\rm ap})$  and the effective optical phonon-scattering MFP  $(l_{op})$  of the semiconducting subbands to the available target empty states

$$\begin{split} l_{\mathrm{ap}}(V_{\mathrm{xs}}, m, l) &= \frac{\lambda_{\mathrm{ap}} D_o}{D(E_{m,l}) \left[1 - f_{\mathrm{FD}}(E_{m,l} - \Delta \Phi_B + eV_{\mathrm{xs}})\right]} \\ l_{\mathrm{op}}(V_{\mathrm{xs}}, m, l) &= \frac{\lambda_{\mathrm{op}} D_o}{D(E_{m,l} - \hbar \Omega) \left[1 - f_{\mathrm{FD}}(E_{m,l} - \hbar \Omega - \Delta \Phi_B + eV_{\mathrm{xs}})\right]} \end{split} \tag{8a}$$

where  $\hbar\Omega$  ( $\sim$ 0.16 eV [18]) is the optical phonon energy that a carrier attains before an optical phonon scattering can occur.

Optical phonon scattering becomes more significant at high  $V_{\rm ch,DS}$  bias.  $D_o$  is a constant  $8/(3\pi V_{\pi} \cdot d)$ , where d is the carbon–carbon bond distance, which is about 0.144 nm. D(E)is the CNT universal DOS which is valid in the range  $E_{m,l} \ll$ 

$$D(E) = \begin{cases} D_0 \cdot E / \sqrt{E^2 - E_{m,0}^2}, & E > E_{m,0} \\ 0, & E \le E_{m,0}. \end{cases}$$
 (9)

The effective phonon-scattering MFP is in the form of

$$\frac{1}{l_{\text{eff}}(V_{xs}, m, l)} = \frac{1}{l_{\text{ap}}(V_{xs}, m, l)} + \frac{1}{l_{\text{op}}(V_{xs}, m, l)}.$$
 (10)

It is reasonable to assume that the phonon backscattered carriers are not likely to be backscattered again due to the energy loss and/or the occupied states. Thus, the transmission probabilities in (7) are given by

$$T_{\rm LR} = \frac{l_{\rm eff}(V_{\rm ch,DS}, m, l)}{l_{\rm eff}(V_{\rm ch,DS}, m, l) + L_a}$$
(11a)

$$T_{\rm LR} = \frac{l_{\rm eff}(V_{\rm ch,DS}, m, l)}{l_{\rm eff}(V_{\rm ch,DS}, m, l) + L_g}$$
(11a)  
$$T_{\rm RL} = \frac{l_{\rm eff}(0, m, l)}{l_{\rm eff}(0, m, l) + L_g}.$$
(11b)

The key parameter for evaluating CNFET current is  $\Delta\Phi_B$ , which is the channel surface-potential change in response to the changes in the gate and source/drain bias. As shown in Fig. 3(b), there are three electrostatic coupling capacitors, assuming that the channel material is with an infinite DOS: the capacitance  $(C_{ox})$  between the gate and channel, the capacitance  $(C_{
m sub})$  between the channel and substrate, and the capacitance  $(C_c)$  between the channel and external drain (D')/source (S').  $\Delta\Phi_B$  is dynamically affected by the drain bias.  $\beta C_c$  is a fitting parameter that describes this effect due to the two mechanisms: 1) the surface-potential lowering due to the electrostatic coupling between the channel region and the external drain electrode through fringing electric field, and 2) the surface-potential lowering due to nonuniform channel surface-potential profile caused by the drain-induced barrierlowering effect. Operationally, the parameters  $C_c$  and  $\beta$  are chosen to fit the subthreshold slope and the measured shortchannel effect. For a semiconducting channel with a finite DOS, the channel surface potential  $\Delta\Phi_B$  changes with the gate bias at a rate  $\Delta\Phi_B/\Delta V_{\rm GS} < 1$ , a phenomenon known as the effect of quantum capacitance. We calculate  $\Delta\Phi_B$  using the charge conservation equations

$$\begin{aligned} Q_{\rm cap} &= Q_{\rm CNT} & (12a) \\ Q_{\rm cap} &= C_{\rm ox} (V_{\rm ch,GS} - V_{\rm FB}) + C_{\rm sub} V_{\rm ch,BS} \\ &+ \beta C_c V_{\rm ch,D'S} + (1-\beta) C_c V_{\rm ch,S'S} \\ &- (C_{\rm ox} + C_{\rm sub} + C_c) \frac{\Delta \Phi_B}{e} & (12b) \\ Q_{\rm CNT} &= \frac{4e}{L_g} \sum_{k_m \atop m=m0}^{M} \sum_{l=0}^{L} \left[ \frac{1}{1 + e^{(E_{m,l} - \Delta \Phi_B)/kT}} \right. \\ &+ \frac{1}{1 + e^{(E_{m,l} - \Delta \Phi_B + eV_{\rm DS})/kT}} \right] \end{aligned}$$

$$m0 = \begin{cases} 1, & \text{mod}(n_1 - n_2, 3) \neq 0\\ 0, & \text{mod}(n_1 - n_2, 3) = 0. \end{cases}$$
 (12d)

The factor of four includes both the spin degeneracy and the double degeneracy of the subband.  $V_{\rm FB}$  is the flat-band voltage, and  $V_{\rm BS}$  is the potential difference between the substrate and source.  $Q_{\rm cap}$  is the charge induced by the electrodes, and  $Q_{\rm CNT}$  is the total charge induced on the SWCNT surface. We solve (12) iteratively using a construct in HSPICE [Fig. 2(a)].

The front-gate capacitance  $C_{\rm ox}$  is modeled as a planargate structure with high-k gate dielectric on top of the SiO<sub>2</sub> insulating layer (Fig. 1). For the device with multiple SWCNTs in parallel,  $C_{\rm ox}$  is grouped into the capacitance between the gate and SWCNT at the two ends  $(C_{\rm ox\_e})$  and the capacitance between the gate and SWCNT in the middle  $(C_{\rm ox\_m})$  [20]. For SWCNT of 1.5 nm in diameter with 4-nm-thick HfO<sub>2</sub>( $k_1$  = 16) and 5-nm inter-CNT spacing,  $C_{\rm ox\_e}$  = 246 aF/ $\mu$ m, and  $C_{\rm ox\_m}$  = 186 aF/ $\mu$ m. The substrate-to-gate capacitance  $C_{\rm sub}$  can either be calculated similarly if a double-gate device is desired or be calculated with the simple equation  $C_{\rm sub}$  =  $2\pi k_2 \varepsilon_0 / \ln(2H_{\rm sub}/r)$ .

For a long-channel device ( $L_g \gg 100$  nm), the wavenumber  $k_l$  can be represented as a continuous variable. By replacing the inner summation with the integral function and assuming  $T_{\rm LR} = T_{\rm RL} = T_m$ , (7) can be simplified as

$$I_{\text{semi}}(V_{\text{ch,DS}}, V_{\text{ch,GS}})$$

$$\approx \frac{4e^2}{h} \sum_{\substack{k_m \\ m=1}}^{M} T_m$$

$$\times \left[ V_{\text{ch,DS}} + \frac{kT}{e} \ln \left( \frac{1 + e^{(E_{m,0} - \Delta\Phi_B)/kT}}{1 + e^{(E_{m,0} - \Delta\Phi_B + eV_{\text{ch,DS}})/kT}} \right) \right]. \tag{14}$$

The previous equations utilize the approximated SWCNT band structure [(2) and (3)] which is valid in the range  $E_{m,l} \gg V_\pi$ . A more accurate model can be obtained by replacing the simplified band structure with the tight binding model [21] at the cost of the more intensive calculations (approximately three times) or an exact analytical form valid only for achiral CNTs [22]. Little difference is found for both the E-k relationship and the current drive in low-energy range (Fig. 4). The chirality difference for SWCNTs with the same diameter can also be ignored, for our purpose, in the range where the carrier energy is less than 1.0 eV (Fig. 4).

 $I_{
m metal}$ : For metallic subbands of metallic nanotubes, the current includes both the electron and hole currents

$$I_{\text{metal}} = 2(1 - m0)T_{\text{metal}} \sum_{l=1}^{L} \left[ J_{\text{ele\_0},l} + J_{\text{hole\_0},l} \right]$$
 (15a)  

$$J_{\text{ele\_0},l} = \frac{2e}{h} \frac{\sqrt{3}a\pi V_{\pi}}{L_g} \left( f_{\text{FD}}(E_{0,l} - \Delta\Phi_B) - f_{\text{FD}}(E_{0,l} + eV_{\text{ch,DS}} - \Delta\Phi_B) \right)$$
 (15b)  

$$J_{\text{hole\_0},l} = \frac{2e}{h} \frac{\sqrt{3}a\pi V_{\pi}}{L_g} \left( f_{\text{FD}}(-E_{0,l} - \Delta\Phi_B) - f_{\text{FD}}(-E_{0,l} + eV_{\text{ch,DS}} - \Delta\Phi_B) \right) .$$




Fig. 4. Comparison of the band structure calculated by the simple model used in this paper (the dotted curves) and the corresponding results calculated using tight binding models with the same CNT diameter (1.5 nm) for three different chiralities (the solid curve is for (19,0) CNT, the dot-dashed curve is for (18,2) CNT, and the dashed curve is for (16,5) CNT). The simple model matches well with the tight banding models for the first two subbands with  $E_{m,l} < 1.0 \ \rm eV$ , and significant discrepancies among the four models are found for the third and higher subbands with  $E_{m,l} > 1.0 \ \rm eV$ .

The transmission probability  $T_{\text{metal}}$  is given by

$$T_{\text{metal}} = \frac{\lambda_{\text{ap}}\lambda_{\text{op}}}{\lambda_{\text{ap}}\lambda_{\text{op}} + (\lambda_{\text{ap}} + \lambda_{\text{op}}) \cdot L_g}.$$
 (16)

If the summation function is replaced with an integral, (15) can be simplified to

$$I_{\text{metal}} = (1 - m0) \frac{4e^2}{h} T_{\text{metal}} V_{\text{ch,DS}}.$$
 (17)

Thus,  $I_{\rm metal}$  is independent of the channel surface-potential change  $\Delta\Phi_B$  as expected because the DOS of metallic CNT is independent of the carrier energy. For metallic CNTs of less than 3 nm in diameter, the half band gap of the first semiconducting subband is larger than 0.43 eV. Considering the large quantum capacitance of metallic CNT and the typical gate electrostatic capacitance discussed in Section IV, the semiconducting subbands in a metallic CNT are not likely to be populated in and thereby contribute to the current with sub-1-V power supply.

 $I_{\rm btbt}$ : In the subthreshold region, particularly with negative gate bias (nFET), the BTBT current from drain to source becomes significant. As shown in Fig. 5, there are two possible tunneling regions: the "n"-shape region 1 and the "L"-shape region 2. With  $V_{\rm ch,DS} > E_{1,0}$ , the tunneling through the drain junction in region 1 causes the holes (electrons) to pile up in the nFET (pFET) channel region because the source junction prohibits the holes (electrons) from escaping away. The piling up of holes (electrons) results in surface-potential lowering and thereby a higher current and worse subthreshold behavior [23]. Little such effect is observed for well-tempered devices [14]. To simplify the modeling, we ignore this effect in this paper. Because the tunneling through the source junction in region 1 is prohibited, we only consider the BTBT current through the drain junction in region 2. Assuming a ballistic transport for the tunneling process, the BTBT current is approximated




Fig. 5. Energy-band diagram (only the first subband is shown) and the associated Fermi levels at the source/drain side for CNFET with moderate gate/drain bias. There are two possible tunneling regions: regions 1 and 2, which are shaded on the plot. We only consider the tunneling through region 2 in this paper.

by the BTBT tunneling probability  $(T_{\rm btbt})$  times the maximum possible tunneling current integrating from the conduction band at the drain side up to the valance band at the source side

$$I_{\mathrm{btbt}} = \frac{4e}{h}kT \cdot \sum_{k_{m_{\star}}}^{M} \left[ T_{\mathrm{btbt}} \ln \left( \frac{1 + e^{(eV_{\mathrm{ch,DS}} - E_{m,0} - E_f)/kT}}{1 + e^{(E_{m,0} - E_f)/kT}} \right) \right.$$

$$\times \frac{\max(eV_{\text{ch,DS}} - 2E_{m,0}, 0)}{eV_{\text{ch,DS}} - 2E_{m,0}}$$
 (18)

where  $E_f$  is the Fermi level of the doped source/drain nanotube in electron-volt unit. Following the work of Kane [24], [25], the Wentzel-Kramers-Brillouin-like transmission coefficient is given by

$$T_{\text{btbt}} \approx \frac{\pi^2}{9} \exp\left(-\frac{\pi m^{*(1/2)} (\eta_m 2E_{m,0})^{3/2}}{2^{3/2} e \cdot \hbar \cdot F}\right)$$
 (19)

where  $\eta_m$  is a fitting parameter, set to 0.5 in this paper, which represents the band-gap narrowing effect under high electrical field [26], [27].  $F = (V_{\rm ch,DS} + (E_f - \Delta\Phi_B)/e)/l_{\rm relax}$  is the electrical field triggering the tunneling process near the drainside junction. The potential drop across the drain-channel junction is assumed to relax over the distance  $l_{\rm relax}$ , which affects both the BTBT current slope and its magnitude.  $m^*$  is the effective electron mass, which is defined as  $\hbar^2/(\partial^2 E_{m,l}/\partial k_l^2)$ .

### B. Transcapacitance Network

To model the intrinsic ac response of CNFET device, we use a controlled transcapacitance array among the four electrodes  $(G,S,D,\mathrm{and}B)$  with the Meyer capacitor model [28].  $C_{\mathrm{IJ}}$  is the mathematically derived transcapacitance per unit gate length  $(L_g)$  between the nodes i and j, which is defined as  $|\partial Q_I/\partial V_J|$ . The actual transcapacitance in the channel region is  $C_{\mathrm{ij}}=C_{\mathrm{IJ}}L_g$  [Fig. 2(a)].

First, we consider the source/drain capacitance with respect to the gate/substrate voltage variation. There are two methods to assign the charges in the channel region to the source and the drain: 1) Assuming a near-ballistic transport in the channel, the carrier distribution along the channel should be almost uniform, i.e.,  $Q_{s,\mathrm{ch}} \approx Q_{d,\mathrm{ch}} = Q_{\mathrm{cap}}/2 = Q_{\mathrm{CNT}}/2$ . 2) All the carriers from +k branches are assigned to the source, and all the carriers from -k branches are assigned to the drain. The first approach is more reasonable in representing the physical meaning of the capacitor (a carrier reservoir which does not distinguish where the carriers come from), whereas it may result in  $C_{\mathrm{ij}} \neq C_{\mathrm{ji}}$ . We first discuss the former (charge separation) approach which results in the equivalent circuit model in Fig. 2(a). All the carriers in both the channel region and the source/drain nodes [Fig. 3(b)] come from the (external) source and drain electrodes; thus  $Q_S = L_g \cdot (Q_{\mathrm{cap}}/2 + (1-\beta)C_c \cdot \Delta\Phi_B)$ , and  $Q_D = L_g \cdot (Q_{\mathrm{cap}}/2 + \beta C_c(\Delta\Phi_B - V_{\mathrm{DS}}))$ . We denote the total electrostatic coupling capacitance per unit length between the channel and other electrodes as  $C_{\mathrm{tot}} = C_{\mathrm{ox}} + C_{\mathrm{sub}} + C_c$ . Taking the partial derivative of  $Q_S$  and  $Q_D$  over  $V_G$ , we obtain

$$C_{\rm sg} = \frac{L_g}{2} \left( C_{\rm ox} - \frac{1}{e} \frac{C_{\rm tot} - 2(1-\beta)C_c}{\partial V_G / \partial \Delta \Phi_B} \right) \quad (20a)$$

$$C_{\rm dg} = \frac{L_g}{2} \left( C_{\rm ox} - \frac{1}{e} \frac{C_{\rm tot} - 2\beta C_c}{\partial V_G / \partial \Delta \Phi_B} \right)$$
 (20b)

where  $\partial V_G/\partial \Delta \Phi_B$  can be calculated by equating  $\partial Q_{\rm cap}/\partial \Delta \Phi_B$  and  $\partial Q_{\rm CNT}/\partial \Delta \Phi_B$  with fixed  $V_{{\rm ch},S},\ V_{{\rm ch},D},$  and  $V_B$  using (12b) and (12c)

$$\frac{\partial V_G}{\partial \Delta \Phi_B} = \frac{1}{eC_{\rm ox}} (C_{\rm tot} + C_{\rm Qs} + C_{\rm Qd})$$
 (21a)

$$C_{\text{Qs}} = \frac{4e^2}{L_g \cdot kT} \sum_{k_m}^{M} \sum_{k_l}^{L} \left[ \frac{e^{(E_{m,l} - \Delta \Phi_B)/kT}}{\left(1 + e^{(E_{m,l} - \Delta \Phi_B)/kT}\right)^2} \right]$$
(21b)

$$C_{\text{Qd}} = \frac{4e^2}{L_g \cdot kT} \sum_{\substack{k_m \\ m = m0}}^{M} \sum_{\substack{l=0 \\ l = 0}}^{L} \left[ \frac{e^{(E_{m,l} - \Delta\Phi_B + eV_{\text{ch,DS}})/kT}}{\left(1 + e^{(E_{m,l} - \Delta\Phi_B + eV_{\text{ch,DS}})/kT}\right)^2} \right].$$
(21c)

We define  $C_{\mathrm{Qs}}$  and  $C_{\mathrm{Qd}}$  as the quantum capacitance due to the carriers from source (+k) branch) and drain (-k) branch), respectively. With small gate bias  $(E_{m,0}\gg\Delta\Phi_B)$ ,  $\partial V_G/\partial\Delta\Phi_B\approx C_{\mathrm{tot}}/(eC_{\mathrm{ox}})$ ; thus, the channel acts as a linear voltage divider which has little dependence on quantum capacitance. With large gate bias  $(E_{m,0}<\Delta\Phi_B)$ ,  $\partial V_G/\partial\Delta\Phi_B>C_{\mathrm{tot}}/(eC_{\mathrm{ox}})$ ; therefore, the surface potential will be limited by the quantum capacitance. With (20) and (21), we obtain

$$C_{\rm sg} = \frac{L_g C_{\rm ox}}{2} \frac{C_{\rm Qs} + C_{\rm Qd} + 2(1 - \beta)C_c}{C_{\rm tot} + C_{\rm Os} + C_{\rm Od}}$$
(22a)

$$C_{\rm dg} = \frac{L_g C_{\rm ox}}{2} \frac{C_{\rm Qs} + C_{\rm Qd} + 2\beta C_c}{C_{\rm tot} + C_{\rm Qs} + C_{\rm Qd}}.$$
 (22b)

We can follow a similar approach to calculate the capacitance  $C_{\rm sb}$  and  $C_{\rm db}$  as  $C_{\rm sb} = C_{\rm sg} \cdot (C_{\rm sub}/C_{\rm ox})$  and  $C_{\rm db} = C_{\rm dg} \cdot (C_{\rm sub}/C_{\rm ox})$ , respectively.

The charges accumulated on the gate and substrate (back gate) electrodes are given by  $Q_G = L_g \cdot C_{\rm ox} \cdot (V_{\rm GS} - V_{\rm FB} - \Delta \Phi_B)$  and  $Q_B = L_g \cdot C_{\rm sub} \cdot (V_{\rm BS} - \Delta \Phi_B)$ , respectively.

 $<sup>^2</sup>m^*$  is about  $0.05m_o$  and  $0.10m_o$  for the carriers in the first and the second (semiconducting) subbands, respectively, where  $m_o$  is the electron rest mass.




Fig. 6. Drain current at  $(V_{\rm gs}=0.9~{\rm V}$  and  $V_{\rm FB}=0~{\rm V})$  for (19, 0) chirality CNFET with incremental nonidealities. The front-gate dielectric material is a 3-nm-thick HfO2 on top of the 10-\(mu\)m-thick SiO2 insulating layer. Inset plot shows the drain current as a function of  $V_{
m gs}$  with a different channel-tosubstrate electrostatic capacitance.

With a similar approach, the coupling capacitance between the gate and the substrate is derived as

$$C_{\rm bg} = C_{\rm gb} = \frac{L_g C_{\rm sub} C_{\rm ox}}{C_{\rm tot} + C_{\rm Qs} + C_{\rm Qd}}.$$
 (23)

Next, we consider the gate/substrate capacitance due to source/drain voltage variation. With similar approach as the earlier one, we obtain

$$C_{\rm gs} = \frac{L_g C_{\rm ox} \left[ C_{\rm Qs} + (1 - \beta) C_c \right]}{C_{\rm tot} + C_{\rm Qs} + C_{\rm Qd}}$$

$$C_{\rm gd} = \frac{L_g C_{\rm ox} (C_{\rm Qd} + \beta C_c)}{C_{\rm tot} + C_Q + C_{\rm Qd}}$$

$$C_{\rm bs} = C_{\rm gs} \frac{C_{\rm sub}}{C_{\rm ox}}$$

$$C_{\rm bd} = C_{\rm gd} \frac{C_{\rm sub}}{C_{\rm ox}} .$$

$$(24a)$$

$$(24b)$$

$$C_{\rm gd} = \frac{L_g C_{\rm ox} (C_{\rm Qd} + \beta C_c)}{C_{\rm cd} + C_{\rm Qd} + C_{\rm Qd}}$$
(24b)

$$C_{\rm bs} = C_{\rm gs} \frac{C_{\rm sub}}{C} \tag{24c}$$

$$C_{\rm bd} = C_{\rm gd} \frac{C_{\rm sub}}{C}.$$
 (24d)

The earlier equations give the values of the nine capacitors in Fig. 2(a). If we use the second channel charge-separation approach (+k carriers for source and -k carriers for drain), reciprocality is guaranteed, and  $C_{\rm sg}=C_{\rm gs}, C_{\rm dg}=C_{\rm gd}, C_{\rm sb}=$  $C_{\rm bs}$ , and  $C_{\rm db}=C_{\rm bd}$ ; thus, the gate-capacitance network can be simply represented by the five-capacitor model in Fig. 2(b), or by the six-capacitor model, as shown in Fig. 2(c), which shows explicitly the electrostatic and quantum capacitances with the same transfer function as the five-capacitor model.

#### IV. DISCUSSION

Fig. 6 shows the intrinsic channel current with incremental nonidealities. Assuming a ballistic transport, there is little difference (< 3%) between the on-current for an infinitely long gate length and the on-current for a 100-nm gate-length device; thus it is reasonable to assume the ideal device current drive with a gate length longer than 100 nm to be independent of the gate length. With 32-nm gate length, the on-current is about 90% of the long-channel value. This slight ballistic current drop




Fig. 7. On-current at  $(V_{\rm gs}=V_{\rm ds}=0.9~{
m V})$  as a function of the gate length  $L_g$ . With a ballistic transport, the on-current is almost constant for the longgate  $(L_g > 100 \text{ nm})$  CNFET, and there is a slight drop in the on-current for the short-gate ( $L_q < 100$  nm) CNFET due to energy quantization in the axial direction. Optical phonon scattering is important for shorter gate lengths because of its short MFP (~15 nm). Acoustic phonon scattering continues to be important as  $L_g$  increases.

from long-channel to short-channel devices is due to the energy quantization ( $k_l$  quantization) in the axial direction. Phonon scattering in the 32-nm-long channel region further reduces the on-current by  $\sim$ 7%. BTBT current is only significant with high  $V_{\rm ds}$  bias, and the subthreshold slope gets worse with larger electrostatic capacitance between the channel and the substrate (the inset in Fig. 6).

The intrinsic on-current ( $I_{\rm on}$  at  $V_{\rm ds} = V_{\rm gs} = 0.9$  V) dependence on the gate length is shown in Fig. 7. With an ideal ballistic transport, the on-current is almost constant with respect to the gate length, except for a slight current drop for short gate lengths ( $L_q < 100$  nm), due to the energy quantization in the axial direction. This small current drop is likely to be smeared out by phonon scattering in practice. Optical phonon scattering depends on the carrier energy. A smaller current means a smaller number of high-energy carriers, and therefore, there is less chance that optical phonon scattering can occur. As a result, the current reduction rate with only optical phonon scattering becomes smaller as  $L_q$  increases because optical phonon-scattering rate decreases as current decreases. Optical phonon scattering is important for short-channel device due to its short MFP (~15 nm). Acoustic phonon scattering with longer MFP ( $\sim$ 500 nm) continues to be important as  $L_q$ increases as the acoustic phonon energy is small (assuming zero in the model), and therefore, acoustic phonon scattering has a weak dependence on the carrier energy. Diffusive transport  $(I_{\rm on} \propto 1/L_g)$  dominates as  $L_g$  increases and acoustic phonon scattering increases.

For the device with multiple CNTs, screening by the parallel CNTs affects both the gate-to-channel capacitance and the current drive (Fig. 8). With a typical realistic gate structure (3-nmthick HfO<sub>2</sub>), the currents carried by the individual CNTs are almost identical if the inter-CNT pitch is larger than 20 nm. A factor of two reduction in the current can be observed for dense CNT array ( $\sim$ 2.5-nm inter-CNT pitch). The screening effect should be seriously taken into account when designing




Fig. 8. For CNFET with multiple parallel CNTs, the CNT-to-CNT screening reduces both the gate-to-channel electrostatic capacitance (inset) and the drain current. For a typical gate structure with 3-nm-thick  $HfO_2$  gate dielectric material, the screening effect is easily observable when the inter-CNT pitch is smaller than 20 nm.

high-performance CNFET circuits to avoid overestimating the circuit performance.

Two types of CNFET-device connections and the resultant transcapacitances are shown by Fig. 9. All the capacitances are nonlinear components which depend on the bias due to the energy-dependent DOS. With MOS-CAP connection [Fig. 9(b)], the two peaks correspond to the position of the first two subbands ( $\sim$ 0.3 eV for the first subband and  $\sim$ 0.6 eV for the second subband for (19,0) CNT). This property can potentially be used to determine the nanotube diameter once the gate capacitance is measured [29]. The CNFET effective gate capacitance for one CNT per gate is about 3.6 aF with 18-nm physical gate length, which is about 4% of the bulk CMOS gate capacitance (predictive Berkeley short-channel IGFET model [30]-[32]) with a minimum gate width (48 nm) at the 32-nm node. Considering the large drive current which can be delivered by a single CNT ( $\sim$ 35  $\mu$ A at  $V_{\rm dd} = 0.9$  V,  $\sim$ 50% of the bulk n-type MOSFET on-current with 48-nm gate width), the CV/I improvement of intrinsic CNFET over bulk MOSFET device is about 13 times better. This large improvement comes from both the much higher carrier velocity of CNT with ballistic transport (the Fermi velocity  $\nu_{F, \mathrm{CNT}} \approx 8.0 \times$  $10^7$  cm/s, and  $\nu_{F,\rm si} \approx 2.5 \times 10^7$  cm/s) and the large parasitic gate capacitance of MOSFET device. We will show in [1] that this optimistic performance advantage is not achievable in a practical device structure and will be significantly degraded by the device/circuit nonidealities, including the series resistance of doped source/drain region, the SB resistance at the metal/CNT interface, the gate outer-fringe capacitance, and the interconnect wiring capacitance.

# V. SUMMARY

We present a circuit-compatible compact model of the intrinsic channel region of MOSFET-like SW-CNFETs including some channel region nonidealities. Comparison with a more accurate device model using the tight binding band-structure model shows that this model is valid for CNFET with a wide




Fig. 9. (a) Transcapacitances  $C_{\rm IJ}$  per unit length as a function of  $V_{\rm ds}$  at  $(V_{\rm gs}=0.9~{\rm V})$ , and (b) the gate and substrate node capacitances ( $C_{\rm gg}$  and  $C_{\rm bb}$ ) per unit length as a function of the channel surface potential  $\Delta\Phi_B$ , for (19,0) semiconducting CNFET at room temperature ( $T=300~{\rm K}$ ). The flatband voltage is zero. The front-gate dielectric is 3-nm-thick HfO $_2$  on top of the 10- $\mu$ m-thick SiO $_2$  insulting layer.

range of chiralities and diameters. This model uses a substate summation approach, instead of the integral, to calculate the parameters. This approach makes the modeling methodology described in this paper to be generally applicable to other 1-D devices, e.g., silicon nanowire FET, and requires less computation efforts, thereby making it more compatible with a circuit simulator. The complete dynamic gate-capacitance network makes the model suitable for both small- (analog) and large-signal (digital) applications. This model serves as a starting point toward the complete CNFET-device model, including the device/circuit-level nonidealities and multiple CNTs, which is reported in [1].

# ACKNOWLEDGMENT

The authors would like to thank Dr. J. Hutchby (SRC) and Dr. W. Haensch (IBM) for their support and encouragement. They would also like to thank N. Patil, G. C. Wan, A. Lin, and Prof. S. Mitra at Stanford University for the many useful discussions.

#### REFERENCES

- [1] J. Deng and H.-S. P. Wong, "A compact SPICE model for carbon nanotube field effect transistors including non-idealities and its application—Part II: Full device model and circuit performance benchmarking," *IEEE Trans. Electron Devices*, vol. 54, no. 12, pp. 3195–3205, Dec. 2007.
- [2] A. Javey, J. Guo, D. B. Farmer, Q. Wang, D. Wang, R. G. Gordon, M. Lundstrom, and H. Dai, "Carbon nanotube field-effect transistors with integrated ohmic contacts and high-k gate dielectrics," *Nano Lett.*, vol. 4, no. 3, pp. 447–450, 2004.
- [3] A. Javey, J. Guo, D. B. Farmer, Q. Wang, E. Yenilmez, R. G. Gordon, M. Lundstrom, and H. Dai, "Self-aligned ballistic molecular transistors and electrically parallel nanotube arrays," *Nano Lett.*, vol. 4, no. 7, pp. 1319–1322, 2004.
- [4] Z. Yao, C. L. Kane, and C. Dekker, "High-field electrical transport in single-wall carbon nanotubes," *Phys. Rev. Lett.*, vol. 84, no. 13, pp. 2941– 2944, Mar. 2000.
- [5] D. Mann, A. Javey, J. Kong, Q. Wang, and H. Dai, "Ballistic transport in metallic nanotubes with reliable Pd ohmic contacts," *Nano Lett.*, vol. 3, no. 11, pp. 1541–1544, 2003.
- [6] Y. Cui, Z. Zhong, D. Wang, W. U. Wang, and C. M. Lieber, "High performance silicon nanowire field effect transistors," *Nano Lett.*, vol. 3, no. 2, pp. 149–152, 2003.
- [7] K. Natori, Y. Kimura, and T. Shimizu, "Characteristics of a carbon nanotube field-effect transistor analyzed as a ballistic nanowire fieldeffect transistor," *J. Appl. Phys.*, vol. 97, no. 3, pp. 034 306.1–034 306.7, 2005
- [8] J. Guo, M. Lundstrom, and S. Datta, "Performance projections for ballistic carbon nanotube field-effect transistors," *Appl. Phys. Lett.*, vol. 80, no. 17, pp. 3192–3194, Apr. 2002.
- [9] A. Raychowdhury, S. Mukhopadhyay, and K. Roy, "A circuit-compatible model of ballistic carbon nanotube field-effect transistors," *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.*, vol. 23, no. 10, pp. 1411–1420, Oct. 2004.
- [10] C. Dwyer, M. Cheung, and D. J. Sorin, "Semi-empirical SPICE models for carbon nanotube FET logic," in *Proc. 4th IEEE Conf. Nanotechnol.*, 2004, pp. 386–388.
- [11] P. J. Burke, "Lüttinger liquid theory as a model of the gigahertz electrical properties of carbon nanotubes," *IEEE Trans. Nanotechnol.*, vol. 1, no. 3, pp. 129–144, Sep. 2002.
- [12] A. Naeemi, R. Sarvari, and J. D. Meindl, "Performance comparison between carbon nanotube and copper interconnects for gigascale integration (GSI)," *IEEE Electron Device Lett.*, vol. 26, no. 2, pp. 84–86, Feb. 2005.
- [13] HSPICE, Mountain View, CA: Synopsys Corp. Version 2004.09.
- [14] J. Chen, C. Klinke, A. Afzali, and P. Avouris, "Self-aligned carbon nanotube transistors with charge transfer doping," *Appl. Phys. Lett.*, vol. 86, no. 12, p. 123 108, Mar. 2005.
- [15] J. W. Mintmire and C. T. White, "Universal density of states for carbon nanotubes," *Phys. Rev. Lett.*, vol. 81, no. 12, pp. 2506–2509, Sep. 1998.
- [16] S. Datta, Electronic Transport in Mesoscopic Systems. Cambridge, U.K.: Cambridge Univ. Press, 1995, ch. 2.
- [17] H. Stahl, "Electronic transport in ropes of single-wall carbon nanotubes," Ph.D. dissertation, Dept. Math., Inf. and Nat. Sci., Aachen Univ. Technol., Aachen, Germany, 2000.
- [18] A. Javey, J. Guo, M. Paulsson, Q. Wang, D. Mann, M. Lundstrom, and H. Dai, "High-field quasiballistic transport in short carbon nanotubes," *Phys. Rev. Lett.*, vol. 92, no. 10, p. 106 804, Mar. 2004.
- [19] J. Guo and M. Lundstrom, "Role of phonon scattering in carbon nanotube field-effect transistors," *Appl. Phys. Lett.*, vol. 86, no. 19, p. 193 103, May 2005.
- [20] J. Deng and H.-S. P. Wong, "Modeling and analysis of planar-gate electrostatic capacitance of 1-D FET with multiple cylindrical conducting channels," *IEEE Trans. Electron Devices*, vol. 54, no. 9, pp. 2377–2385, Sep. 2007.
- [21] R. Saito, G. Dresselhaus, and M. S. Dresselhaus, *Physical Properties of Carbon Nanotubes*. London, U.K.: Imperial College Press, 1998.
- [22] D. Akinwande, Y. Nishi, and H.-S. P. Wong, "An analytical derivation of the density of states, effective mass and carrier density for achiral carbon nanotubes," *IEEE Trans. Electron Devices*. to be published.
- [23] J. Knoch, S. Mantl, and J. Appenzeller, "Comparison of transport properties in carbon nanotube field-effect transistors with Schottky contacts and doped source/drain contacts," *Solid State Electron.*, vol. 49, no. 1, pp. 73–76, Jan. 2005.
- [24] E. O. Kane, "Zener tunneling in semiconductors," *J. Phys. Chem. Solids*, vol. 12, pp. 181–188, 1959.
- [25] E. O. Kane, "Theory of tunneling," J. Appl. Phys., vol. 32, no. 1, pp. 83–91, Jan. 1961.

- [26] J. Geist and J. R. Lowney, "Effect of band-gap narrowing on the built-in electric field in n-type silicon," J. Appl. Phys., vol. 52, no. 2, pp. 1121– 1123, Feb. 1981.
- [27] V. K. Arora and H. Sakaki, "High-field-induced hot-carrier temperature, bandgap narrowing, and carrier multiplication in bulk semiconductors," in Proc. SPIE—Conf. Physics Technology Semiconductor Devices Integrated Circuits, 1992, vol. 1523, pp. 160–171.
- [28] T. A. Fjeldly, T. Ytterdal, and M. S. Shur, *Introduction to Device Modeling and Circuit Simulation*. New York: Wiley-Interscience, 1998.
- [29] S. Ilani, L. A. K. Donev, M. Kindermann, and P. L. McEuen, "Measurement of the quantum capacitance of interacting electrons in carbon nanotubes," *Nat. Phys.*, vol. 2, no. 10, pp. 687–691, 2006.
- [30] W. Zhao and Y. Cao, "New generation of predictive technology model for sub-45 nm design exploration," in *Proc. IEEE ISQED*, 2006, pp. 585–590.
- [31] Y. Cao, T. Sato, D. Sylvester, M. Orshansky, and C. Hu, "New paradigm of predictive MOSFET and interconnect modeling for early circuit simulation," in *Proc. IEEE CICC*, 2000, pp. 201–204.
- [32] [Online]. Available: http://www.eas.asu.edu/~ptm/latest.html



**Jie Deng** (S'05) received the B.S. degree in electrical engineering from Beijing University, Beijing, China, in 2001, and the M.S. and Ph.D. degrees in electrical engineering from Stanford University, Stanford, CA, in 2004 and 2007, respectively.

He is currently with IBM SRDC, Hopewell Junction, New York. His research interests include the design, fabrication, and characterization of nanoscale devices and circuits.



H.-S. Philip Wong (S'81–M'82–SM'95–F'01) received the B.Sc. (Hons.) degree in electrical engineering from The University of Hong Kong, Hong Kong, in 1982, the M.S. degree in electrical engineering from the State University of New York, Stony Brook, in 1983, and the Ph.D. degree in electrical engineering from Lehigh University, Bethlehem, PA, in 1988.

He was with the IBM T. J. Watson Research Center, Yorktown Heights, NY, in 1988. While he was with the IBM, he worked on charge-coupled-device and CMOS image sensors, double-gate/multigate

MOSFETs, device simulations for advanced/novel MOSFETs, strained silicon, wafer bonding, ultrathin-body SOIs, extremely short-gate FETs, germanium MOSFETs, carbon-nanotube (CNT) FETs, and phase-change memory. He held various positions from Research Staff Member to Manager and Senior Manager. While he was a Senior Manager, he had the responsibility of shaping and executing IBM's strategy on nanoscale science and technology, as well as on exploratory silicon devices and semiconductor technology. Since September 2004, he has been with the Department of Electrical Engineering, Stanford University, Stanford, CA, as a Professor of electrical engineering, where he is currently with the Center for Integrated Systems. His research interests are in nanoscale science and technology, semiconductor technology, solidstate devices, and electronic imaging. He is also interested in exploring new materials, novel fabrication techniques, and novel device concepts for future nanoelectronic systems. Novel devices often require new concepts in circuit and system designs. His research also includes explorations into circuits and systems that are device-driven. His present research covers a broad range of topics, including CNTs, semiconductor nanowires, self-assembly, exploratory logic devices, and novel memory devices.

Dr. Wong serves on the IEEE Electron Devices Society (EDS) as an elected AdCom member. He serves on the IEDM Committee from 1998 to 2007 and is the Technical Program Chair in 2006 and General Chair in 2007. He served on the International Solid-State Circuits Conference (ISSCC) Program Committee from 1998 to 2004 and was the Chair of the Image Sensors, Displays, and Microelectromechanical Systems Subcommittee from 2003 to 2004. He was the Editor-in-Chief of the IEEE TRANSACTIONS ON NANOTECHNOLOGY in 2005–2006. He is a Distinguished Lecturer of the IEEE EDS and Solid-State Circuit Society. He has taught several short courses at the IEDM, ISSCC, Symposium on Very Large Scale Integration Technology, SOI Conference, European Solid-State Device Research Conference, and International Society for Optical Engineers conferences. He is a member of the Emerging Research Devices Working Group of the International Technology Roadmap for Semiconductors.