Printout

Tuesday, June 05, 2018 6:14 PM

```
1
     //
     // Generated by NVIDIA NVVM Compiler
3
     //
    // Compiler Build ID: CL-23920284
4
    // Cuda compilation tools, release 9.2, V9.2.88
    // Based on LLVM 3.4svn
7
     //
9
    .version 6.2
10
    .target sm 30
11
    .address size 64
12
         // .globl
13
                      Z6VecAddPfj
14
   .visible .entry _Z6VecAddPfj(
    .param .u64 _Z6VecAddPfj_param_0,
    .param .u32 _Z6VecAddPfj_param_1
15
16
17
18
    )
19
    {
20
         .reg .pred %p<3>;
21
         .reg .f32
                      %f<2>;
22
         .reg .b32
                      %r<7>;
23
         .reg .f64
                      %fd<2>;
         .reg .b64
24
                      %rd<5>;
25
26
27
         ld.param.u64
                         %rd2, [ Z6VecAddPfj param 0];
28
         ld.param.u32
                         %r2, [ Z6VecAddPfj param 1];
                    %r3, %tid.x;
29
         mov.u32
         mov.u32
                      %r4, %ctaid.x;
         mov.u32 %r5, %ntid.x;
mad.lo.s32 %r1, %r4, %r5, %r3;
31
32
33
         setp.ge.u32 %p1, %r1, %r2;
         0%pl bra
34
                      BB0 3;
35
36
         cvta.to.global.u64 %rd3, %rd2;
         mul.wide.s32 %rd4, %rl, 4;
37
38
         add.s64
                     %rd1, %rd3, %rd4;
39
         ld.global.f32 %f1, [%rd1];
40
         cvt.f64.f32 %fd1, %f1;
41
         setp.geu.f64 %p2, %fd1, 0d3FDCCCCCCCCCCC;
42
         0%p2 bra
                      BB0 3;
43
                     %r6, 897988541;
44
         mov.u32
45
         st.global.u32 [%rd1], %r6;
46
47
    BB0 3:
48
         ret;
49
50
51
52
```