Microblaze Implementation of a 7 Segment Display Controller

Justin Bui

December 13, 2018

Contents

1	Introduction	3
2	Project Description	3
3	Core Code	3
4	Microblaze Implementation	6
5	Software Implementation	7

1 Introduction

This document outlines the design and implementation for the 7 Segment Display system. This project makes use of the Digilent NEXYS 4 Artix-7 FPGA development board to implement a Microblaze based 7 Segment display system. The document below includes the functional description, code portions, and implementation of the project.

2 Project Description

The 7 Segment display control system is designed to control the 8 displays present on the Nexys 4 development board. Based on the 32bit Microblaze softcore, this project provides the HDL and drivers necessary to make use of the 7 Segment displays in which ever manner use deems fit. Each display module can be configured individually (that is, independently from one another), allowing for extended flexibility.

3 Core Code

The core functionality of the 7 Segment Display controller is derived from two System Verilog files, the disp_hex_mux.sv and bui_disp_core.sv. The primary module comprises all 8 of the display modules, as well as control for the decimal points. The module is passed into the display core, which provides the wrapping circuit to connect the display module to the CPU. The base module code is shown below.

```
module disp_hex_mux(
         input logic [7:0] dp_in, // decimal point signals
output logic [7:0] an, // Segment Enable Bits
output logic [7:0] sseg // 7 segment display output
     );
     // internal signals
     localparam N=18; // set LED refresh rate to \tilde{\phantom{a}} 800Hz
                                                  // Current State
// Next State
// Digit Value
// decimal
     logic [N-1:0] q_reg;
     logic [N-1:0] q_next;
     logic [3:0] val;
     logic dp;
     // Counter
     always_ff @(posedge clk, posedge reset)
          if (reset)
               q reg \ll 0;
          _{
m else}
               q_reg \ll q_next;
     assign q_next = q_reg + 1;
     // Multiplexing For Display
     always_comb
          \mathbf{case} (\mathbf{q} \mathbf{reg} [N-1:N-3])
               3'b000:
                    begin
                         an = 8'b111111110;
                         val = val0;
                         dp = dp_i in [0];
```

```
end
       3 'b001 :
            begin
                 an = 8'b111111101;
                 val = val1;
                 dp = dp_i n [1];
            end
       3'b010:
            begin
                 an = 8'b11111011;
                 val = val2;
                 dp = dp_i in [2];
            end
       3'b011:
            begin
                 an = 8'b11110111;
                 val = val3;
                 dp = dp_i n [3];
            end
       3'b100:
            begin
                 an = 8'b111011111;
                 val = val4;
                 dp = dp_i n [4];
            end
       3'b101:
            begin
                 an = 8'b110111111;
                 val = val5;
                 dp = dp_i in [5];
            end
       3'b110:
            begin
                 an = 8'b101111111;
                 val = val6;
                 dp = dp_i n [6];
            end
       default:
            begin
                 an = 8'b011111111;
                 val = val7;
                 dp = dp_in[7];
            end
// Individual 7-Segment Display Values
always\_comb
       begin
            case (val)
                  4'h0: sseg[6:0]=7'b1000000; // '0'
                 4'h1: sseg [6:0]=7'b1111001; // '1'

4'h2: sseg [6:0]=7'b0100100; // '2'

4'h3: sseg [6:0]=7'b0110000; // '3'

4'h4: sseg [6:0]=7'b0011001; // '4'
                  4'h5: sseg[6:0]=7'b0010010; // '5'
```

endmodule

The core and wrapping circuit is shown display. I have written the core to make use of three data registers, 1 register for the left 4 display units, a second register for the right 4 display units, and a third register to track the decimal points.

```
module bui_disp_core(
     // Logic Inputs
     input logic clk,
     input
             logic reset,
     // Slot Inputs
    input
            logic cs,
             logic read,
     input
             logic write,
     input
     input
             logic [4:0] addr,
     input logic [31:0] wr_data,
     // Slot Outputs
     output logic [31:0] rd_data,
     // 7 Segment Outputs
     output logic [7:0] an,
     output logic [7:0] sseg
     );
    // Internal Registers
    logic [31:0] data_reg2, data_reg1, data_reg0;
    logic write_en , write_d2 , write_d1 , write_d0;
   // Create Display Unit
   disp_hex_mux disp_unit (.clk(clk), .reset(reset), .val7(data_reg1[31:24]),
                                        . val6 (data_reg1 [23:16]), .val5 (data_reg1 [15:8]),
                                        .\ val4 \left(\, data\_reg1 \left[\, 7\!:\! 0\, \right]\, \right) \;, \quad .\ val3 \left(\, data\_reg0 \left[\, 3\, 1\!:\! 2\, 4\, \right]\, \right) \;,
                                        .\ val2\left(\,data\_reg0\,[2\,3\!:\!16]\right)\,,\quad val1\left(\,data\_reg0\,[1\,5\!:\!8]\right)\,,
                                        .val0(data_reg0[7:0]),
                                   .dp_{in}(data_{reg}2[7:0]), .an(an), .sseg(sseg));
   // always FF setup
    always_ff @(posedge clk, posedge reset)
          if (reset)
               begin
                    data_reg2 \ll 0;
                    data_reg1 \ll 0;
                    data_reg0 \ll 0;
               end
          else
               begin
```

4 Microblaze Implementation

Now that the core and wrapping circuits have been built up, it must be integrated into the Microblaze. This is accomplished by implementing the wrapper described above into the mmio_sys_vanilla.sv file originally provided by Pong Chu. As Chu has already provided a slot for the his implementation of the 7 Segment Display, I have opted to make use of the same slot.

```
// slot 8: 7 Segment Display
bui_disp_core sseg_slot8
(.clk(clk),
    .reset(reset),
    .cs(cs_array['S8_SSEG]),
    .read(mem_rd_array['S8_SSEG]),
    .write(mem_wr_array['S8_SSEG]),
    .addr(reg_addr_array['S8_SSEG]),
    .rd_data(rd_data_array['S8_SSEG]),
    .wr_data(wr_data_array['S8_SSEG]),
    .sseg(sseg),
    .an(an)
);
```

5 Software Implementation

The software impelmentation for this project makes use of some of Pong Chu's core files (such as his timer functions), as well as a small demo function. This demo function uses 6 of the 8 displays to show a 1 second counter in hexidecimal format (as opposed to traditional binary). The counter is set to run long enough to demonstrate several of the display modules, as well as using the decimal point.




Figure 1: 7 Segment Display Demo

```
Class Definition Code:
class ssegCore {
public:
   /**
    * Register map
    */
  enum {
                                 // 32-bit data for right 4 digits
// 32-bit data for left 4 digits
      DATALOWREG = 0,
      DATA\_HIGH\_REG = 1,
          DATA\_DP\_REG = 2
                                             // 32-bit data, LSB for DP
   };
private:
   /* variable to keep track of current status */
   uint32_t base_addr;
                             // led pattern buffer
   uint8_t ptn_buf[8];
                             // decimal point
   uint8_t dp;
   /* methods */
                           // write patterns to reg
   void write_disp();
}
```

```
Test Function Code:
void sseg_check(ssegCore *sseg_p) {
    \mathbf{int}\ h\,,i\,\,,j\,\,,k\,,l\,\,,m;
    uint8_t dp;
    //turn off led
    for (i = 0; i < 8; i++) {
        sseg_p \rightarrow write_1 ptn(0xff, i);
    //turn\ off\ all\ decimal\ points
    sseg_p \rightarrow set_d p(0x00);
    // display 0x0 to 0xf in 4 epochs
    // upper 4 digits mirror the lower 4
    for (h = 0; h < 15; h++) {
        for (i = 0; i < 16; i++) {
             for(j = 0; j < 16; j++)
                        if(j > 0)
                                  sseg_p \rightarrow set_d p(0x08);
                                                                           // seconds decimal point
                        for(k=0; k<16; k++){
                                  for (1=0; 1<16; 1++)
                                             for (m=0; m<16; m++){
                                             sseg_p \rightarrow write_1 ptn (sseg_p \rightarrow hexToDisp(m), 0);
                                             sseg_p \rightarrow write_1 ptn (sseg_p \rightarrow hexToDisp(1), 1);
                                             sseg_p \rightarrow write_1 ptn(sseg_p \rightarrow hexToDisp(k), 2);
                                             sseg_p \rightarrow write_1 ptn(sseg_p \rightarrow hexToDisp(j), 3);
                                             sseg_p \rightarrow write_1 ptn(sseg_p \rightarrow hexToDisp(i), 4);
                                             sseg_p \rightarrow write_1 ptn(sseg_p \rightarrow hexToDisp(h), 5);
                                             sseg_p \rightarrow write_1 ptn(sseg_p \rightarrow hexToDisp(0), 6);
                                             sseg_p \rightarrow write_1 ptn(sseg_p \rightarrow hexToDisp(0), 7);
                                                                          // 244us cycles 0-4096, 1s
                                             sleep_us (244);
                                  }
                        }
             }
  }
}
```