

6.3.22 RCC register map

Table 22 gives the register map and reset values

Table 22. RCC register map and reset values for STM32F401xB/C and STM32F401xD/E

Addr. offset	Register name	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0x00	RCC_CR	Reserved				PLL I2SRDY	PLL I2SON	PLL RDY	PLL ON	Reserved				CSSON	HSEBYP	HSERDY	HSEON	HSICAL 7	HSICAL 6	HSICAL 5	HSICAL 4	HSICAL 3	HSICAL 2	HSICAL 1	HSICAL 0	HSITRIM 4	HSITRIM 3	HSITRIM 2	HSITRIM 1	HSITRIM 0	Reserved	HSIRDY	HSION	
0x04	RCC_PLLCFGR	Reserved				PLLQ 3	PLLQ 2	PLLQ 1	PLLQ 0	Reserved	PLLSRC	Reserved				PLLP 1	PLLP 0	Reserved	PLLN 8	PLLN 7	PLLN 6	PLLN 5	PLLN 4	PLLN 3	PLLN 2	PLLN 1	PLLN 0	PLLM 5	PLLM 4	PLLM 3	PLLM 2	PLLM 1	PLLM 0	
0x08	RCC_CFGR	MCO2 1	MCO2 0	MCO2PRE2	MCO2PRE1	MCO2PRE0	MCO1PRE2	MCO1PRE1	MCO1PRE0	I2SSRC	MCO1 1	MCO1 0	RTCPRE 4	RTCPRE 3	RTCPRE 2	RTCPRE 1	RTCPRE 0	PPRE2 2	PPRE2 1	PPRE2 0	PPRE1 2	PPRE1 1	PPRE1 0	Reserved		HPRE 3	HPRE 2	HPRE 1	HPRE 0	SWS 1	SWS 0	SW 1	SW 0	
0x0C	RCC_CIR	Reserved								CSSC	Reserved	PLL I2SRDYC	PLLRDYC	HSERDYC	HSIRDYC	LSERDYC	LSIRDYC	Reserved		PLL I2SRDYIE	PLLRDYIE	HSERDYIE	HSIRDYIE	LSERDYIE	LSIRDYIE	CSSF	Reserved	PLL I2SRDYF	PLLRDYF	HSERDYF	HSIRDYF	LSERDYF	LSIRDYF	
0x10	RCC_AHB1RSTR	Reserved								DMA2RST	DMA1RST	Reserved								CRCRST	Reserved				GPIOHRST	Reserved								
0x14	RCC_AHB2RSTR	Reserved																								OTGFSRST	Reserved							
0x18	Reserved	Reserved																																
0x1C	Reserved	Reserved																																
0x20	RCC_APB1RSTR	Reserved	PWRRST	Reserved				I2C3RST	I2C2RST	I2C1RST	Reserved				USART2RST	Reserved	SPI3RST	SPI2RST	Reserved	WWDGRST	Reserved								TIM5RST	TIM4RST	TIM3RST	TIM2RST		
0x24	RCC_APB2RSTR	Reserved												TIM11RST	TIM10RST	TIM9RST	Reserved	SYSCFGRST	SP45RST	SPI1RST	SDIORST	Reserved	ADC1RST	Reserved	Reserved	USART6RST	USART1RST	Reserved		TIM8RST	TIM7RST	TIM6RST		
0x28	Reserved	Reserved																																
0x2C	Reserved	Reserved																																
0x30	RCC_AHB1ENR	Reserved								DMA2EN	DMA1EN	Reserved								CRCEN	Reserved				GPIOHEN	Reserved	GPIOEEN	GPIODEN	GPIOCEN	GPIOBEN	GPIOAEN			
0x34	RCC_AHB2ENR	Reserved																								OTGFSEN	Reserved							
0x38	Reserved	Reserved																																
0x3C	Reserved	Reserved																																

Table 22. RCC register map and reset values for STM32F401xB/C and STM32F401xD/E (continued)

Addr. offset	Register name	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x40	RCC_APB1E NR	Reserved		PWREN	Reserved			I2C3EN	I2C2EN	I2C1EN	Reserved			TIM11EN	TIM10EN	USART2EN	Reserved	SPI3EN	SPI2EN	Reserved	WWDGEN		Reserved					TIM5EN	TIM4EN	TIM3EN	TIM2EN		
0x44	RCC_APB2E NR	Reserved												TIM11EN	TIM10EN	TIM9EN	Reserved	SPI3EN	SYSCFGEN	SPI4EN	SPI1EN	SDIOEN	Reserved	ADC1EN	Reserved	USART6EN	USART1EN	Reserved			TIM1EN		
0x48	Reserved	Reserved																															
0x4C	Reserved	Reserved																															
0x50	RCC_AHB1L PENR	Reserved								DMA2LPEN	DMA1LPEN	Reserved			SRAM1LPEN	FLITFLEN	Reserved	CRCLPEN	Reserved			GPIOHLEN	Reserved	GPIOLPEN	GPIODLEN	GPIOCLEN	GPIOBLEN	GPIOALEN					
0x54	RCC_AHB2L PENR	Reserved																							OTGFSLPEN	Reserved							
0x58	Reserved	Reserved																															
0x5C	Reserved	Reserved																															
0x60	RCC_APB1L PENR	Reserved	PWRLPEN	Reserved			I2C3LPEN	I2C2LPEN	I2C1LPEN	Reserved			USART2LPEN	Reserved	SPI3LPEN	SPI2LPEN	Reserved	WWDGLPEN	Reserved					TIM5LPEN	TIM4LPEN	TIM3LPEN	TIM2LPEN						
0x64	RCC_APB2L PENR	Reserved												TIM11LPEN	TIM10LPEN	TIM9LPEN	Reserved	SYSCFGLEN	SPI4LPEN	SPI1LPEN	SDIOLPEN	Reserved	ADC1LPEN	Reserved	USART6LPEN	USART1LPEN	Reserved		TIM1LPEN				
0x68	Reserved	Reserved																															
0x6C	Reserved	Reserved																															
0x70	RCC_BDCR	Reserved														BDRST	RTCEN	Reserved					RTCSEL 1	RTCSEL 0	Reserved			LSEBYP	LSERDY	LSEON			
0x74	RCC_CSR	LPWRRSTF	WWDGRSTF	WDGRSTF	SFTRSTF	PORRSTF	PADRSTF	BORRSTF	RMVF	Reserved																						LSIRDY	LSION
0x78	Reserved	Reserved																															
0x7C	Reserved	Reserved																															
0x80	RCC_SSCGR	SSCGEN	SPREADSEL	Reserved		INCSTEP															MODPER												
0x84	RCC_PLLI2S CFGR	Reserved	PLLI2SRx		Reserved													PLLI2SNx							Reserved								

Table 22. RCC register map and reset values for STM32F401xB/C and STM32F401xD/E (continued)

Addr. offset	Register name	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x88	Reserved																																
0x8C	RCC_DCKCFGR	Reserved								TIMPRE	Reserved																						

Refer to [Table 1](#) for the register boundary addresses.