## 6.3.22 RCC register map

Table 22 gives the register map and reset values

Table 22. RCC register map and reset values for STM32F401xB/C and STM32F401xD/E

			1																														
Addr. offset	Register name	34	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	2	4	3	2	1	0
0x00	RCC_CR		Rese	erve	d	PLL I2SRDY	PLL I2SON	PLL RDY	PLL		Rese	erve	d	CSSON	HSEBYP	HSERDY	HSEON	HSICAL 7	HSICAL 6	HSICAL 5	HSICAL 4	HSICAL 3	HSICAL 2	HSICAL 1	HSICAL 0	HSITRIM 4	HSITRIM 3	HSITRIM 2	HSITRIM 1	HSITRIM 0	Reserved	HSIRDY	HSION
0x04	RCC_ PLLCFGR		Rese					PLLQ 1	PLLQ 0	Reserved	PLLSRC	F	Reserved		d	PLLP 1	PLLP 0	Reserved	PLLN 8	PLLN 7	PLLN 6	PLLN 5	PLLN 4	PLLN 3	PLLN 2	PLLN 1	PLLN 0	PLLM 5	PLLM 4	PLLM 3	PLLM 2	PLLM 1	PLLM 0
0x08	RCC_CFGR	MCO2 1	MCO20	MCO2PRE2	MCO2PRE1	MCO2PRE0	MCO1PRE2	MCO1PRE1 MCO1PRE0 I2SSRC			MCO1 1	MCO10	RTCPRE 4	RTCPRE 3	RTCPRE 2	RTCPRE 1	RTCPRE 0	PPRE2 2	PPRE2 1	PPRE20	PPRE12	PPRE1 1	PPRE1 0	Reserved		HPRE 3	HPRE 2	HPRE 1	HPRE 0	SWS 1	0 SMS	SW 1	0 MS
0x0C	RCC_CIR	Reserved Sy O									Reserved	PLL12SRDYC	PLLRDYC	HSERDYC	HSIRDYC	LSERDYC	LSIRDYC	Reserved		PLL12SRDYIE	PLLRDYIE	HSERDYIE	HSIRDYIE	LSERDYIE	LSIRDYIE	CSSF	Reserved	PLLI2SRDYF	PLLRDYF	HSERDYF	HSIRDYF	LSERDYF	LSIRDYF
0x10	RCC_ AHB1RSTR	Reserved									DMA2RST	DMA1RST	Reserved S Reserv									erve	d	GPIOHRST		ser ed	GPIOERST	GPIODRST	GPIOCRST	GPIOBRST	GPIOARST		
0x14	RCC_ AHB2RSTR		Reserved														Reserved																
0x18	Reserved															F	Rese	erve	d														
0x1C	Reserved																Rese	erve	d														
0x20	RCC_ APB1RSTR	Reserved PWRRST ST C3RST									12C2RST	12C1RST	Re	serv	/ed	<b>USART2RST</b>	Reserved	SPI3RST	SPIZRST	Reserved		WWDGRST			Re	ser\	/ed			TIM5RST	TIM4RST	TIM3RST	TIM2RST
0x24	RCC_ APB2RSTR	Reserved													TIM11RST	TIM10RST	TIM9RST	Reserved	SYSCFGRST	SP45RST	SP11RST	SDIORST	Reserved	1,0001,00	ADC1RST	Pagagaga	000000000000000000000000000000000000000	USART6RST	USART1RST		Reserved		TIM1RST
0x28	Reserved																Rese																
0x2C	Reserved															F	Rese	erve	d														
0x30	RCC_ AHB1ENR	Reserved									DMA2EN	Reserved O Reserved O Reserved									GPIOHEN	Recerved		GPIOEEN	GPIODEN	GPIOCEN	GPIOBEN	GPIOAEN					
0x34	RCC_ AHB2ENR											F	Rese	erve	d											OTGFSEN	Reserved						
0x38	Reserved																Rese																
0x3C	Reserved	Reserved																															



RM0368 Rev 5 137/847


Table 22. RCC register map and reset values for STM32F401xB/C and STM32F401xD/E (continued)

Addr. offset	Register name	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	2	9	2	4	3	2	-	0		
0x40	RCC_APB1E NR		Reserved		PWREN	F	Res	erve	d	12C3EN	12C2EN	I2C1EN		Reserved		<b>USART2EN</b>	Reserved	SPI3EN	SPIZEN	Reserved		MWDGEN Re					eserved				TIM4EN	TIM3EN	TIM2EN		
0x44	RCC_APB2E NR	Reserved													TIM11EN	TIM10EN	TIM9EN	Reserved	SYSCFGEN	SPI4EN	SP11EN	SDIOEN	Reserved		ADC1EN	Becomed	NG3GI VGQ	<b>USART6EN</b>	<b>USART1EN</b>		Reserved		TIM1EN		
0x48	Reserved	Reserved																																	
0x4C	Reserved	Reserved														-						_													
0x50	RCC_AHB1L PENR				Re	ser	ved				DMA2LPEN	DMA1LPEN	F	Rese	erve	d	SRAM1LPEN	FLITFLPEN	Reserved		Reserved CACLPEN					GPIOHLPEN	Reserved			GPIODLPEN	GPIOCLPEN	GPIOBLPEN	GPIOALPEN		
0x54	RCC_AHB2L PENR		Reserved																OTGFSLPEN			Re	ser	ved											
0x58	Reserved		Reserved																																
0x5C	Reserved	Reserved																																	
0x60	RCC_APB1L PENR		Reserved 12C3LPEN 12C3LPEN 12C1LPEN 12C1LPEN Reserved SP13LPEN Reserved SP13LPEN Reserved WWDGLPEN														Reserved		TIM5LPEN			TIM4LPEN	TIM3LPEN	TIM2LPEN											
0x64	RCC_APB2L PENR		Z														SPI4LPEN	SPI1LPEN	SDIOLPEN	Reserved		ADC1LPEN	perdesea	new leep l	USART6LPEN	USART1LPEN		Reserved		TIM1LPEN					
0x68	Reserved															F	Rese	erve	d																
0x6C	Reserved															F	Rese	erve	d				-		_							1			
0x70	RCC_BDCR							Re	ser	/ed							BDRST	RTCEN		Re	serv	ed		RTCSEL 1	RTCSEL 0		Re	serv	/ed	LSEBYP			LSEON		
0x74	RCC_CSR	LPWRRSTF	WWDGRSTF	WDGRSTF	SFTRSTF	PORRSTF	PADRSTF	BORRSTF	RMVF										F	Rese	erve	d										LSIRDY	NOIST		
0x78	Reserved																Rese																		
0x7C	Reserved															F	Rese	erve	d																
0x80	RCC_SSCGR	SSCGEN	SPREADSEL		מאפוע							INC	CST	ΈP												MC	DDP	ER							
0x84	RCC_PLLI2S CFGR	Reserved														PLLI2SNx Reserve											d								



138/847 RM0368 Rev 5

Table 22. RCC register map and reset values for STM32F401xB/C and STM32F401xD/E (continued)



Refer to *Table 1* for the register boundary addresses.



RM0368 Rev 5 139/847