## 8.4.11 GPIO register map

The following table gives the GPIO register map and the reset values.

Table 27. GPIO register map and reset values

Offset	Register	31	28 28	27 26	25 24	23	21	19	17	15	13	10 10	၈ ဆ	7	5 4	ю 7	10	
0x00	GPIOA_ MODER	MODER15[1:0]	MODER14[1:0]	MODER13[1:0]	MODER12[1:0]	MODER11[1:0]	MODER10[1:0]	MODER9[1:0]	MODER8[1:0]	MODER7[1:0]	MODER6[1:0]	MODER5[1:0]	MODER4[1:0]	MODER3[1:0]	MODER2[1:0]	MODER1[1:0]	MODER0[1:0]	
	Reset value	0 0 0 0		1 1	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	
0x00	GPIOB_ MODER	MODER15[1:0]	MODER14[1:0]	MODER13[1:0]	MODER12[1:0]	MODER11[1:0]	MODER10[1:0]	MODER9[1:0]	MODER8[1:0]	MODER7[1:0]	MODER6[1:0]	MODER5[1:0]	MODER4[1:0]	MODER3[1:0]	MODER2[1:0]	MODER1[1:0]	MODER0[1:0]	
	Reset value	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	1 0	1 0	0 0	0 0	0 0	
0x00	GPIOx_MODER (where x = CE and H)	MODER15[1:0]	MODER14[1:0]	MODER13[1:0]	MODER12[1:0]	MODER11[1:0]	MODER10[1:0]	MODER9[1:0]	MODER8[1:0]	MODER7[1:0]	MODER6[1:0]	MODER5[1:0]	MODER4[1:0]	MODER3[1:0]	MODER2[1:0]	MODER1[1:0]	MODER0[1:0]	
	Reset value	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	
0x04	GPIOx_ OTYPER (where x = AE and H)	Reserved															010	
	Reset value															0 0	0 0	
0x08	GPIOx_ OSPEEDR (where x = CE and H)	OSPEEDR15[1:0] OSPEEDR14[1:0]		OSPEEDR13[1:0]	OSPEEDR12[1:0]	OSPEEDR11[1:0]	OSPEEDR10[1:0]	OSPEEDR9[1:0]	OSPEEDR8[1:0]	OSPEEDR7[1:0]	OSPEEDR6[1:0]	OSPEEDR5[1:0]	OSPEEDR4[1:0]	OSPEEDR3[1:0]	OSPEEDR2[1:0]	OSPEEDR1[1:0]	OSPEEDR0[1:0]	
	Reset value	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	
0x08	GPIOA_ OSPEEDER	OSPEEDR15[1:0]	OSPEEDR14[1:0]	OSPEEDR13[1:0]	OSPEEDR12[1:0]	OSPEEDR11[1:0]	OSPEEDR10[1:0]	OSPEEDR9[1:0]	OSPEEDR8[1:0]	OSPEEDR7[1:0]	OSPEEDR6[1:0]	OSPEEDR5[1:0]	OSPEEDR4[1:0]	OSPEEDR3[1:0]	OSPEEDR2[1:0]	OSPEEDR1[1:0]	OSPEEDR0[1:0]	
	Reset value	0 0	0 0	1 1	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	
0x08	GPIOB_ OSPEEDR	OSPEEDR15[1:0]	OSPEEDR14[1:0]	OSPEEDR13[1:0]	OSPEEDR12[1:0]	OSPEEDR11[1:0]	OSPEEDR10[1:0]	OSPEEDR9[1:0]	OSPEEDR8[1:0]	OSPEEDR7[1:0]	OSPEEDR6[1:0]	OSPEEDR5[1:0]	OSPEEDR4[1:0]	OSPEEDR3[1:0]	OSPEEDR2[1:0]	OSPEEDR1[1:0]	OSPEEDR0[1:0]	
	Reset value	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	1 1	0 0	0 0	0 0	
0x0C	GPIOA_PUPDR	PUPDR15[1:0]	PUPDR14[1:0]	PUPDR13[1:0]	PUPDR12[1:0]	PUPDR11[1:0]	PUPDR10[1:0]	PUPDR9[1:0]	PUPDR8[1:0]	PUPDR7[1:0]	PUPDR6[1:0]	PUPDR5[1:0]	PUPDR4[1:0]	PUPDR3[1:0]	PUPDR2[1:0]	PUPDR1[1:0]	PUPDR0[1:0]	
	Reset value	0 1	1 0	0 1	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	




Table 27. GPIO register map and reset values (continued)

Offset	Register	31	30	29	28	27	25	3	24	63	22	21	20	19	18	17	16	15	14	13	12	7	10	6	8	7	9	5	4	3	2	1	0
0x0C	GPIOB_PUPDR	PUPDR15[1:0]		PUPDR14[1:0]		PUPDR13[1:0]		PUPDR12[1:0]		PUPDR11[1:0]		PUPDR10[1:0]		. PUPDR9[1:0]		PUPDR8[1:0]		DI IDDEZET-01	5: 12: 25: 25: 25: 25: 25: 25: 25: 25: 25: 2	PI IPDR611-01		PUPDR5[1:0]		DI IDDRAITI-01	[o:-]t	0.1000010	ייין פאטרטר	DI 1000011-01	0 2	PI IPDR4171-01	[o::]:xio io i	PUPDR011-01	
	Reset value	0 0 0		0	0	0 0	0	0 0		0 0		0 0		0 0		0 0		0	0	0	0	0	0	0	1	0	0	0 0		0		0	0
0x0C	GPIOx_PUPDR (where x = CE and H)	PI IPDR15[1·0]	[6:1]6[1:6]	DI IDDD 1.4[1:0]	[6:1] 	PUPDR13[1:0] .				PUPDR11[1:0]		PUPDR10[1:0]		PUPDR9[1-0]	PUPDR9[1:0]		PUPDR8[1:0]		PUPDR7[1:0]			PI IPDR5[1-0]	[c:][c:]	PUPDR4[1:0]		10.136000110	. [0.1]cADLD	DI IDDE2[1:0]	[0:1]	I) PDR4[1-0]	[6:1]	PUPDR0[1-0]	· · · · · · · · · · · · · · · · · · ·
	Reset value	0	0	0	0	0 0	0	(	0 0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x10	GPIOx_IDR (where x = AE and H)	Reserved 10 R 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1															IDR4	IDR3	IDR2	IDR1	IDR0												
	Reset value		7														х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	Х	
0x14	GPIOx_ODR (where x = AE and H)	ODR13 ODR13 ODR7 ODR7 ODR7 ODR7 ODR7 ODR7 ODR7 ODR7														ODR2	ODR1	ODR0															
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x18	GPIOx_BSRR (where x = AE and H)	BR15	BR14	BR13	BR12	BR11 BR10	BR9	RRS	BR7	900	BKO	BR5	BR4	BR3	BR2	BR1	BR0	BS15	BS14	BS13	BS12	BS11	BS10	BS9	BS8	BS7	BS6	BS5	BS4	BS3	BS2	BS1	BS0
	Reset value	0	0	0	0	0 0	0	(	0 0	)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x1C	GPIOx_LCKR (where x = AE and H)	Reserved (CK13) 12 (CK13) 17 (CK13) 17 (CK13) 18 (CK13)												LCK6	LCK5	LCK4	LCK3	LCK2	LCK1	LCK0													
	Reset value												0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
0x20	GPIOx_AFRL (where x = AE and H)	AFRL7[3:0] AFRL6[3:0]									AFRL5[3:0] AFRL4[3:0					0]	AFRL3[3:0]			AFRL2[3:0]				Α	FRL	.1[3:	0] AFRL			.0[3:0]			
	Reset value	0	0	0	0	0 0 0			0 0	0 0			0	0 0		0 0		0 0		0 0		0 0		0 0		0	0	0 0		0 0		0	0
0x24	GPIOx_AFRH (where x = AE and H)	AFRH15[3:0] AFRH14[3:													AFRH12[3:0				AFRH11[3				AFRH10[3:0]			AFRH9[3:0]			•	AF	_		
	Reset value	0	0	0	0	0 (	0	(	0 0	)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Refer to Section 2.3: Memory map for the register boundary addresses.



RM0368 Rev 5 165/847