```
1: -----
  2: -- Refer to cpt_ovm_bram.schdoc for diagram
  3: -- Chris Brown / David Bell
  4: --
 5: -- Uses VGA signals from camera to put pixel data in BRAM, maintaining line/frame 6: -- count for use at MUX stage (later).
  7: -- Allows reads from BRAM in internal clock domain, prechecked by the desired
  8: -- burst length.
10: -----
11: library TEEE;
 12: use IEEE.STD_LOGIC_1164.ALL;
13: use ieee.numeric_std.all;
14:
 15: -- Uncomment the following library declaration if instantiating
16: -- any Xilinx primitives in this code.
17: library UNISIM;
 18: use UNISIM. VComponents.all;
19:
20:
 21: library util;
22: use util.pkg_util.all;
23:
25: entity cpt_ovm_bram is
 26:
            port(
 27:
                      i_pclk : in std_logic;
28:
                      i_vsync : in std_logic;
                      i_href : in std_logic;
 29:
 30:
                      i_data : in std_logic_vector (7 downto 0);
 31:
                      i_reset : in std_logic;
 32:
 33:
                      o_rd_data : out std_logic_vector(31 downto 0);
                      o frame number : out integer range 0 to 3;
 34:
                      o_line_number : out integer range 0 to 2047;
 35:
 36:
                      o words read: out integer range 0 to 511;
 37:
 38:
                      i_burst_length : std_logic_vector(5 downto 0);
 39:
                      o_burst_available : out std_logic;
 40:
                      o collision : out std logic;
 41:
                      i_clk : in std_logic;
 42:
                      i_rd_enable : in std_logic
 43:
 45:
 46: end cpt_ovm_bram;
48: architecture Behavioral of cpt ovm bram is
49:
             COMPONENT cpt_upcounter
50:
51:
             generic (
 52:
                      INIT : integer := -1
 53:
 54:
             PORT (
 55:
                      i_clk : IN std_logic;
                      i_enable : IN std_logic;
i_lowest : IN integer;
 56:
 57:
                      i_highest : IN integer;
 58:
                      i_increment : IN integer;
i_clear : IN std_logic;
 59:
 60:
                      i_preset : IN std_logic;
                      o_count : OUT integer;
o_carry : OUT std_logic
 62:
 63:
 64:
 65:
             END COMPONENT;
 66:
 67:
             signal data : std_logic_vector(31 downto 0);
 68:
             signal pclk : std_logic;
 69:
 70:
             signal pclk_n : std_logic;
 71:
 72:
             signal vsync : std_logic;
 73:
             signal vsync_d1 : std_logic;
 74:
 75:
             signal frame_count_en : std_logic;
 76:
 77:
             signal href : std_logic;
 78:
             signal href_d1 : std_logic;
 79:
             signal line_count_en : std_logic;
 80:
             signal bytes_written : integer range 0 to 2**12-1;
signal words_written : integer range 0 to 2**10-1;
82:
 83:
 84:
             signal pixel_addr : std_logic_vector (13 downto 0);
             signal word_addr : std_logic_vector (13 downto 0);
signal words_read : integer range 0 to 511;
85:
 86:
 87:
             signal burst_length : integer range 0 to 63;
             signal bram_empty : std_logic;
signal clear_count : std_logic;
88:
 89:
 90:
91:
             signal words_diff : integer range 0 to 511;
92:
93:
94: begin
 95:
96:
             pclk_bufg : BUFG
97:
             port map (
 98:
                      0 => pclk,
99:
                      I => i_pclk
100:
```

```
101:
102:
             pclk_n <= not pclk;</pre>
103:
104:
              vsync_fd : fd
             105:
106:
107:
                      C => pclk_n,
108:
                      Q => vsync
109:
110:
              vsync_d1_fd : fd
111:
             port map (
                      D => vsync,
113:
                      C => pclk,
114:
                      Q => vsync_d1
116:
             );
117:
              frame_count_en <= (not vsync) and vsync_d1;</pre>
119:
120:
              frame counter : cpt upcounter
121:
              port map (
                      i_clk => pclk,
122:
123:
                      i enable => frame count en,
124:
                       i_clear => i_reset,
                      i_preset => '0',
125:
                      i_lowest => 0,
126:
127:
                      i_highest => 3,
128:
                      i_increment => 1,
                      o_count => o_frame_number,
129:
130:
                      o_carry => open
             );
131:
132:
133:
             href_fd : fd
134:
             port map (
                      D => i_href,
135:
136:
                      C => pclk_n,
                      Q => href
137:
138:
139:
             href_d1_fd : fd
140:
141:
             port map (
                      D => href.
142:
                      C => pclk,
143:
                      Q => href_d1
145:
             );
146:
147:
              line_count_en <= href and (not href_d1);</pre>
148:
149:
              line_counter : cpt_upcounter
150:
              generic map (INIT => 0)
151:
              port map (
152:
                      i_clk => pclk,
153:
                      i_enable => line_count_en,
i_clear => vsync,
154:
                      i_preset => '0',
                      i_lowest => 0,
i_highest => 2047,
156:
157:
                       i_increment => 1,
159:
                      o_count => o_line_number,
                      o_carry => open
160:
162:
163:
              bram_empty <= '1' when (words_diff = 0) else '0';</pre>
165:
              clear_count <= (bram_empty and (not href)) or i_reset;</pre>
166:
167:
              --Tracks the number of bytes written BRAM port A
             bytes_written_counter : cpt_upcounter
generic map (INIT => 0)
168:
169:
170:
              port map (
                      i_clk => pclk,
i_enable => href,
171:
172:
173:
                      i_clear => clear_count,
                      i_preset => '0',
i_lowest => 0,
174:
175:
176:
                      i_highest => 2047,
177:
                      i increment => 1.
178:
                      o_count => bytes_written,
179:
                      o_carry => open
             );
180:
182:
              -- Tracks 32-bit words written to the Block RAM
183:
             word_written_calc :
184:
                      words_written <= (bytes_written / 4);</pre>
185:
              -- Uses pixel number as the WRITE ADDR for BRAM, shifted up because BRAM port A is set to 8 bits
186:
187:
             pixel_addr_calc :
                      pixel_addr <= std_logic_vector(to_unsigned((bytes_written * 8), pixel_addr'length));</pre>
188:
189:
190:
              -- Uses word number as the READ ADDR for BRAM, shifted because BRAM port B is set to 32 bits.
191:
              word_addr_calc :
                      word_addr <= std_logic_vector(to_unsigned((words_read * 32), word_addr'length));</pre>
192:
193:
194:
              process(i clk)
195:
              begin
196:
                      if ( rising_edge(i_clk) ) then
197:
                              data(7 downto 0) <= i_data;
                      end if;
198:
199:
              end process;
```

Thu Jul 30 19:33:11 2015

./cam/cpt\_ovm\_bram.vhd

200:

```
Thu Jul 30 19:33:11 2015
./cam/cpt_ovm_bram.vhd
  201:
               data(31 downto 8) <= x"000000";
  202:
  203:
                pixel_bram : ramb16bwer
  204:
                         generic map (
  205:
                                  DATA WIDTH A => 9,
                                   DATA_WIDTH_B => 36,
  206:
  207:
                                   SIM DEVICE => "SPARTAN6".
  208:
                                   SIM COLLISION CHECK => "NONE"
  209:
                         port map (
-- Port A Address/Control Signals: 14-bit (each) input: Port A address and control signals

14-bit input: A port address input
  210:
  211:
                                  ADDRA => pixel_addr, -- 14-bit input: A port address input
WEA => (others => href),
  213:
                                                                                                  -- 4-bit input: Port A byte-wide write enable input
                                                                               -- 1-bit input: A port clock input
                                   CLKA => pclk,
  214:
                                   ENA => '1',
REGCEA => '0'.
                                                                               -- 1-bit input: A port enable input
  216:
                                                                      -- 1-bit input: A port register clock enable input
  217:
                                   RSTA => '0',
                                                                               -- 1-bit input: A port register set/reset input
  218:
  219:
                                   -- Port A Data: 32-bit (each) input: Port A data
                                                                  -- 32-bit input: A port data input
  220:
                                   DIA => data,
                                   DIPA => "0000",
  221:
                                                                                         -- 4-bit input: A port parity input
  222:
  223:
                                    -- Port A Data: 32-bit (each) output: Port A data
  224:
                                                                               -- 32-bit output: A port data output
  225:
                                   DOPA => open.
                                                                               -- 4-bit output: A port parity output
  226:
  227:
                                   -- Port B Address/Control Signals: 14-bit (each) input: Port B address and control signals
  228:
  229:
                                   ADDRB => word_addr, -- 14-bit input: B port address input
  230:
                                   WEB => "0000"
                                                                                -- 4-bit input: Port B byte-wide write enable input
                                                                     -- 1-bit input: B port clock input
-- 1-bit input: B port enable input
                                   CLKB => i clk.
  231:
                                   ENB => '1',
REGCEB => '0',
  232:
                                                                    -- 1-bit input: B port register clock enable input
  233:
                                   RSTB => '0',
                                                                                -- 1-bit input: B port register set/reset input
  234:
  235:
                                   -- Port B Data: 32-bit (each) input: Port B data
DIB => (others => '0'), -- 32-bit input: B port data input
  236:
                                  DIB => (others => '0'), -32-bit input: B p
DIPB => "0000", -4-bit input: B port parity input
  237:
  238:
  239:
                                    - Port B Data: 32-bit (each) output: Port B data
  240:
                                                                               -- 32-bit output: B port data output
-- 4-bit output: B port parity output
  241:
                                   DOB => o_rd_data,
  242:
                                  DOPB => open
               );
  243:
  244:
  245:
  246:
                o_words_read <= words_read;
  247:
                -- Calculates running total of words (32-bit) stored in BRAM
  248:
  249:
                words_diff_calc :
  250:
                         words_diff <= words_written - words_read; -- written must always be higher than read
  251:
  252:
                burst_length_calc :
  253:
                         burst_length <= to_integer(unsigned(i_burst_length));</pre>
  254:
                  - Compares desired burst to words (32-bit) available to read
  256:
               burst_avail_calc :
                         o_burst_available <= '1' when (words_diff > burst_length) or ((words_diff = burst_length) and href = '0') else '0';
  257: --
                         -o_burst_available <= '1' when (words_diff > burst_length) else '0';-- or ((words_diff = burst_length) and href = '0') else '0';
--o_burst_available <= '1' when (words_diff > burst_length); and words_written /= 0 else '0';-- or ((words_diff = burst_length) and
  259:
href = '0') else '0';
  260:
                         o_burst_available <= '1' when (words_diff > burst_length) else '0';
  261:
  262:
  263:
  264:
                o collision <= '1' when (pixel addr(13 downto 5) = word addr(13 downto 5)) else '0';
  265:
                --Tracks the number of words (32 bit) read from the BRAM
  266:
                words_read_counter : cpt_upcounter
generic map (INIT => 0)
  267:
  268:
  269:
                port map (
                          i_clk => i_clk,
  270:
  271:
                          i_enable => i_rd_enable,
  272:
                          i_clear => clear_count,
                         i_preset => '0',
i_lowest => 0,
  273:
  274:
  275:
                         i_highest => 511,
  276:
                         i increment => 1.
  277:
                          o_count => words_read,
  278:
                          o_carry => open
                );
  279:
  281: end Behavioral;
```

1: -----

```
2: -- Company:
  3: -- Engineer:
  4: --
 5: -- Create Date:
                        18:18:05 07/16/2015
  6: -- Design Name:
 7: -- Module Name:
                        cpt_ovm_mux - Behavioral
  8: -- Project Name:
  9: -- Target Devices:
10: -- Tool versions:
11: -- Description:
13: -- Dependencies:
14: --
 15: -- Revision:
16: -- Revision 0.01 - File Created
17: -- Additional Comments:
19: -----
 20: library IEEE;
 21: use IEEE.STD_LOGIC_1164.ALL;
22: use IEEE.numeric_std.ALL;
 23:
 24: -- Uncomment the following library declaration if using
25: -- arithmetic functions with Signed or Unsigned values
 26: --use IEEE.NUMERIC_STD.ALL;
 27:
28: -- Uncomment the following library declaration if instantiating
 29: -- any Xilinx primitives in this code.
 30: library UNISIM;
 31: use UNISIM. VComponents.all;
32:
 33:
34: library mctl;
 35: use mctl.pkg_mctl.all;
36:
 37: library util;
 38: use util.pkg_util.all;
39:
40:
 41: -- Work library for testing
 42: --library work;
43: --use work.pkg_testing.all;
 45:
 46: entity cpt_ovm_mux is
            port (
                       i_clk : in std_logic;
48:
                      i_reset : in std_logic;
 49:
 50:
                       iO frame count : in integer range O to 3;
 51:
                       il_frame_count : in integer range 0 to 3;
 53:
                      i2_frame_count : in integer range 0 to 3;
i3_frame_count : in integer range 0 to 3;
 54:
 56:
                       i_frame_addr0 : in std_logic_vector(28 downto 0);
                       i_frame_addr1 : in std_logic_vector(28 downto 0);
 57:
                       i_frame_addr2 : in std_logic_vector(28 downto 0);
 59:
                       i_frame_addr3 : in std_logic_vector(28 downto 0);
 60:
                       i0_line_offset : in integer range 0 to 2**13-1;
                       i1_line_offset : in integer range 0 to 2**13-1;
i2_line_offset : in integer range 0 to 2**13-1;
 62:
 63:
                       i3_line_offset : in integer range 0 to 2**13-1;
 64:
 65:
                       i0_words_read : in integer range 0 to 2**9-1;
 66:
 67:
                       i1_words_read : in integer range 0 to 2**9-1;
                      i2_words_read : in integer range 0 to 2**9-1; i3_words_read : in integer range 0 to 2**9-1;
 68:
 69:
 70:
                       i0_line_count : in integer range 0 to 2**9-1;
i1_line_count : in integer range 0 to 2**9-1;
 71:
 72:
 73:
                       i2_line_count : in integer range 0 to 2**9-1;
                       i3_line_count : in integer range 0 to 2**9-1;
 74:
 75:
 76:
                       i0_rd_data : in std_logic_vector(31 downto 0);
 77:
                       i1_rd_data : in std_logic_vector(31 downto 0);
i2_rd_data : in std_logic_vector(31 downto 0);
 78:
 79:
                       i3_rd_data : in std_logic_vector(31 downto 0);
 80:
                       i0_burst_available : in std_logic;
                      i1_burst_available : in std_logic;
i2_burst_available : in std_logic;
 82:
 83:
                       i3_burst_available : in std_logic;
85:
                       o0 rd enable : out std logic;
 86:
 87:
                       ol_rd_enable : out std_logic;
                       o2 rd enable : out std logic;
88:
                       o3_rd_enable : out std_logic;
 89:
 90:
 91:
                       i_burst_length : in std_logic_vector(5 downto 0);
 92:
                       o_mport_miso : out typ_mctl_mport_miso;
i_mport_mosi : in typ_mctl_mport_mosi
 93:
 94:
 96: end cpt_ovm_mux;
97:
 98: architecture Behavioral of cpt_ovm_mux is
99:
100:
              signal burst length : integer range 0 to 2**6-1;
```

```
Fri Jul 24 17:09:12 2015
./cam/cpt_ovm_mux.vhd
  101:
                 signal burst_count : integer range 0 to 2**6-1;
  102:
                  signal burst_enable : std_logic := '0';
signal burst_enable_d1 : std_logic := '0';
  103:
  104:
                  signal last_burst_word : std_logic;
                  signal burst_end : std_logic := '0';
signal burst_done : std_logic;
  105:
  106:
  107:
                  signal burst_count_enable : std_logic;
signal burst_count_enable_d1 : std_logic;
signal burst_clear : std_logic := '0';
  108:
                  signal burst_available : std_logic;
  110:
  111:
                  signal next_camera : std_logic;
                  signal camera_count_enable : std_logic;
signal camera_count_enable_d1 : std_logic;
  113:
  114:
                  signal camera_count_enable_d2 : std_logic;
  116:
                  signal camera_count : integer range 0 to 3;
  117:
                  signal frame_count : integer range 0 to 3;
  119:
                  signal frame_addr : std_logic_vector(28 downto 0);
                  signal frame_addrnum : integer range 0 to 2**29-1;
  120:
  121:
                  signal line_offset : integer range 0 to 2**13-1;
  122:
  123:
                  signal words_read : integer range 0 to 2**9-1;
signal line_count : integer range 0 to 2**9-1;
  124:
  125:
                  signal word_addr : integer range 0 to 2**27-1;
  126:
  127:
                  signal word addr frame addrnum : integer range 0 to 2**29-1;
  128:
                  signal word_addr_line_offset : integer range 0 to 2**29-1;
signal word_addr_words_read : integer range 0 to 2**29-1;
signal word_addr_line_count : integer range 0 to 2**29-1;
  129:
  130:
  131:
  132:
  133:
  134:
  135: begin
  136:
                 burst length <= to integer(unsigned(i burst length));</pre>
  137:
  138:
  139:
                  burst_count_enable <=
                            (burst enable) and
  140:
  141:
                            (not burst_done) and
                            (not i_mport_mosi.cmd.full) and
(not i_mport_mosi.wr.full);
  142:
  143:
  144:
  145:
                  \verb|burst_count_enable_d1_fd|: fd|
  146:
                  port map (
  147:
                            q => burst_count_enable_d1,
                           d => burst_count_enable,
c => i_clk
  148:
  149:
  150:
  151:
  152:
                  burst_clear <= not burst_enable;</pre>
  153:
                  burst_counter : cpt_upcounter
  154:
                  generic map (INIT => 63)
  156:
                  port map (
                            i_clk => i_clk,
  157:
                            i_enable => burst_count_enable,
  158:
                            i_clear => burst_clear,
i_preset => '0',
  159:
  160:
                            i_lowest => 0,
  162:
                            i highest => 63,
                            i_increment => 1,
  163:
                            o_count => burst_count,
  164:
  165:
                            o_carry => open
  166:
  167:
                  last_burst_word <= '1' when burst_count = burst_length else '0';
burst_done <= '1' when burst_count > burst_length else '0';
  168:
  169:
  170:
                  process(i_clk)
  171:
  172:
                  begin
  173:
                           if ( rising_edge(i_clk) ) then
                                      174:
  175:
  176:
                                     burst_end <= '0';
end if;</pre>
  177:
  178:
  179:
                            end if:
                  end process;
  180:
  182:
                  o0_rd_enable <= burst_count_enable when camera_count = 0 else '0';
                  o1_rd_enable <= burst_count_enable when camera_count = 1 else '0';
o2_rd_enable <= burst_count_enable when camera_count = 2 else '0';</pre>
  183:
  184:
  185:
                  o3_rd_enable <= burst_count_enable when camera_count = 3 else '0';
  186:
  187:
                  frame_count_mux:
  188:
                  with camera count select frame count <=
                           i0_frame_count when 0, i1_frame_count when 1,
  189:
  190:
  191:
                            i2 frame count when 2.
                           i3_frame_count when 3;
  192:
  193:
  194:
  195:
                  frame_addr_mux:
  196:
                  with frame_count select frame_addr <=
                           i_frame_addr0 when 0,
  197:
  198:
                            i_frame_addr1 when 1,
  199:
                            i_frame_addr2 when 2,
  200:
                            i frame addr3 when 3;
```

```
Fri Jul 24 17:09:12 2015
./cam/cpt_ovm_mux.vhd
                                                                                                 3
  201:
  202:
                 frame_addrnum <= to_integer(unsigned(frame_addr));</pre>
  203:
  204:
                line_offset_mux:
                with camera_count select line_offset <=
   i0_line_offset when 0,</pre>
  205:
  206:
  207:
                           il_line_offset when 1,
                           i2_line_offset when 2,
i3_line_offset when 3;
  208:
  210:
  211:
                words read mux:
                with camera_count select words_read <=
  213:
                         i0_words_read when 0,
  214:
                          il words read when 1,
                          i2_words_read when 2,
  216:
                          i3_words_read when 3;
  217:
  218:
                line count mux:
  219:
                with camera_count select line_count <=</pre>
                         i0_line_count when 0, i1_line_count when 1,
  220:
  221:
  222:
                          i2_line_count when 2,
  223:
                          i3 line count when 3;
  224:
  225:
  226:
                 word_addr_frame_addrnum <= (frame_addrnum/4);</pre>
  227:
                 word_addr_line_offset <= (512*line_offset);</pre>
                 word_addr_words_read <= (words_read);</pre>
  228:
                 word_addr_line_count <= (512*line_count);
  229:
  230:
  231:
                word addr <= (
  232:
                         word_addr_frame_addrnum +
  233:
                          word_addr_line_offset +
                          word_addr_words_read +
  234:
                          word_addr_line_count
  235:
  236:
                );
  237:
  238:
                process(i_clk)
  239:
                 begin
                          if ( rising_edge(i_clk) and burst_count = 0 ) then
  240: --
                          if ( rising_edge(i_clk) and camera_count_enable_d1 = '1' ) then
  241:
  242:
                                   o_mport_miso.cmd.byte_addr <= std_logic_vector(to_unsigned(word_addr, o_mport_miso.cmd.byte_addr'length-2)) & "00";
                         end if;
  243:
  244:
                 end process;
  245:
  246:
                o_mport_miso.cmd.en <= burst_end;
                 o_mport_miso.cmd.instr <= "010" when burst_end = '1' else "000"; -- write with precharge o mport miso.cmd.clk <= i clk;
  247:
  248:
  249:
                o_mport_miso.cmd.bl <= i_burst_length;
  250:
                 o mport miso.rd.clk <= i clk;
  251:
  252:
                o_mport_miso.rd.en <= '0';
  253:
  254:
                 o mport miso.wr.clk <= i clk;
                 o_mport_miso.wr.en <= burst_count_enable_d1;
                --o_mport_miso.wr.en <= burst_count_enable_d1;
o_mport_miso.wr.mask <= "0000";
  256:
  257:
  258:
  259:
                 with camera_count select o_mport_miso.wr.data <=
  260:
                         i0 rd data when 0,
  261:
                          il_rd_data when 1,
  262:
                          i2_rd_data when 2,
  263:
                         i3 rd data when 3;
  264:
  265:
                burst available mux:
  266:
                 with camera_count select burst_available <=
  267:
                         i0_burst_available when 0,
                          i1_burst_available when 1,
i2_burst_available when 2,
  268:
  269:
  270:
                          i3_burst_available when 3;
  271:
  272:
                next_camera <= burst_done when burst_enable = '1' else '1';</pre>
  273:
                --camera_count_enable <= (burst_done and burst_available) or (not burst_available) or (not burst_enable);
--camera_count_enable <= (burst_done) or ((not camera_count_enable_d1) and (not burst_available));-- or (not burst_enable);
  274:
  276:
                 camera_count_enable <= (not camera_count_enable_d1) and (not camera_count_enable_d2) and (next_camera):-- (burst_done) or ((not camera_count_enable_d2)
enable_d1) and (not burst_available));-- or (not burst_enable);
  278:
                 camera count enable d1 fd : fd
  279:
  280:
                port map (
  281:
                         d => camera_count_enable,
                         q => camera_count_enable_d1,
  282:
  283:
                         c => i_clk
  284:
  285:
  286:
                 camera_count_enable_d2_fd : fd
  287:
                 port map (
                         d => camera_count_enable_d1,
  288:
  289:
                          q => camera_count_enable_d2,
  290:
                          c => i clk
  291:
  292:
  293:
                 process(i_clk, burst_done)
  294:
                 begin
                          if ( burst_done = '1' or i_reset = '1' ) then
    burst_enable <= '0';</pre>
  295:
  296:
  297:
                          elsif ( rising_edge(i_clk) and camera_count_enable_d1 = '1' ) then
  298:
                                   burst_enable <= burst_available;</pre>
```

end if;

299:

```
./cam/cpt_ovm_mux.vhd
                                                             Fri Jul 24 17:09:12 2015
    300:
                            end process;
   301:
302:
                              burst_enable_d1_fd : fd
                             port map (
    d => burst_enable,
    q => burst_enable_d1,
    c => i_clk
    303:
   304:
305:
   306:
307:
308:
                            camera_counter : cpt_upcounter
generic map (INIT => 0)
port map (
    i_clk => i_clk,
    i_enable => camera_count_enable,
    i_clear => i_reset,
    i_preset => '0',
    i_lowest => 0,
    i_highest => 3,
    i_increment => 1,
    o_count => camera_count,
    o_carry => open
);
   309:
310:
311:
   312:
313:
   315:
316:
   318:
319:
    320:
   321:
322:
                           );
   324: end Behavioral; 325:
```

```
1: -----
  2: -- Company:
  3: -- Engineer:
  4: --
  5: -- Create Date: 15:59:04 07/16/2015
  6: -- Design Name:
  7: -- Module Name:
                          C:/Xilinx/Projects/bram_buffer/tb_cpt_ovm_bram.vhd
  8: -- Project Name: bram_buffer
  9: -- Target Device:
 10: -- Tool versions:
 11: -- Description:
 13: -- VHDL Test Bench Created by ISE for module: cpt_ovm_bram
 14: --
 15: -- Dependencies:
 16: --
 17: -- Revision:
 18: -- Revision 0.01 - File Created
 19: -- Additional Comments:
 20: --
 21: -- Notes:
 22: -- This testbench has been automatically generated using types std_logic and 23: -- std_logic_vector for the ports of the unit under test. Xilinx recommends 24: -- that these types always be used for the top-level I/O of a design in order
 25: -- to guarantee that the testbench will bind correctly to the post-implementation
 26: -- simulation model.
 27: --
 28: LIBRARY ieee;
 29: USE ieee.std_logic_1164.ALL;
 30: use ieee.numeric_std.all;
 31:
 32: -- Uncomment the following library declaration if using
 33: -- arithmetic functions with Signed or Unsigned values 34: --USE ieee.numeric_std.ALL;
 35:
 36: ENTITY tb_cpt_ovm_bram IS
 37: END tb_cpt_ovm_bram;
 39: ARCHITECTURE behavior OF tb_cpt_ovm_bram IS
 40:
 41:
           -- Component Declaration for the Unit Under Test (UUT)
 42:
          COMPONENT cpt_ovm_bram
 43:
                                  i_pclk : in std_logic;
 45:
                                  i_vsync : in std_logic;
 46:
 47:
                                  i_href : in std_logic;
                                  i_data : in std_logic_vector (7 downto 0);
 48:
 49:
                                  i_reset : in std_logic;
 50:
                                  o_rd_data : out std_logic_vector(31 downto 0);
 51:
                                  o_frame_number : out integer range 0 to 3;
 53:
                                  o_line_number : out integer range 0 to 2047;
 54:
                                  o_words_read: out integer range 0 to 511;
                                  i_burst_length : std_logic_vector(5 downto 0);
o_burst_available : out std_logic;
 56:
 57:
                                  o_collision : out std_logic;
 58:
 59:
                                  i clk : in std logic;
 60:
                                  i_rd_enable : in std_logic
 62:
          END COMPONENT;
 63:
 64:
 65:
 66:
         --Inputs
 67:
         signal i_pclk : std_logic := '0';
         signal i_vsync : std_logic := '0';
signal i_href : std_logic := '0';
 68:
 69:
 70:
         signal i_data : std_logic_vector(7 downto 0) := (others => '0');
         signal i_reset : std_logic := '0';
signal i_burst_length : std_logic_vector(5 downto 0) := (others => '0');
 71:
 72:
 73:
         signal i_clk : std_logic := '0';
         signal i_rd_enable : std_logic := '0';
 74:
 75:
 76:
               --Outputs
         signal o_rd_data : std_logic_vector(31 downto 0);
signal o_frame_number : integer range 0 to 3;
signal o_line_number : integer range 0 to 2047;
signal o_words_read : integer range 0 to 511;
signal o_burst_available : std_logic;
 77:
 78:
 79:
 80:
 81:
 82:
         signal o collision : std logic;
 83:
         -- Clock period definitions
 85:
         constant i_pclk_period : time := 41.667 ns;
constant i_clk_period : time := 9.259 ns;
 86:
 87:
 88:
              constant tp : time := 2*i_pclk_period;
               constant tline : time := 780*tp;
 89:
 90:
 91: BEGIN
 92:
 93:
               -- Instantiate the Unit Under Test (UUT)
 94:
         uut: cpt_ovm_bram PORT MAP (
                 i_pclk => i_pclk,
 95:
 96:
                 i_vsync => i_vsync
                 i href => i_href,
 97:
 98:
                 i_data => i_data,
 99:
                 i_reset => i_reset
                 o rd data => o_rd_data,
100:
```

```
Sat Jul 18 13:15:13 2015
./cam/tb_cpt_ovm_bram.vhd
                                                                                                   2
 101:
                 o_frame_number => o_frame_number,
  102:
                  o_line_number => o_line_number,
o_words_read => o_words_read,
  103:
  104:
                  i_burst_length => i_burst_length,
  105:
                  o_burst_available => o_burst_available,
                  o_collision => o_collision,
  106:
  107:
                  i_clk => i_clk,
  108:
                  i_rd_enable => i_rd_enable
  109:
  110:
          -- Clock process definitions
  111:
          i_pclk_process :process
  113:
          begin
                         i pclk <= '0';
  114:
                         wait for i_pclk_period/2;
  116:
                         i_pclk <= '1';
  117:
                         wait for i_pclk_period/2;
          end process;
  119:
          i_clk_process :process
  120:
  121:
          begin
                        i clk <= '0';
  122:
                        wait for i_clk_period/2;
i_clk <= '1';</pre>
  123:
  124:
  125:
                         wait for i_clk_period/2;
  126:
          end process;
  127:
  128:
  129:
                vsync_process : process
  130:
                begin
                         wait until falling_edge(i_pclk);
  131:
                        i_vsync <= '1';
wait for 4*tline;
i_vsync <= '0';
  132:
  133:
  134:
  135:
                         wait for (512-4)*tline;
  136:
                end process;
  137:
  138:
                href_process : process
  139:
                begin
                        i_href <= '0';
  140:
  141:
                         wait for 20*tline;
  142:
                         wait until falling_edge(i_pclk);
                         for i in 0 to 479 loop
  143:
  144:
                                 i_href <= '1'
                                 wait for 640*tp;
  145:
                                 i_href <= '0';
  146:
  147:
                                 wait for 140*tp;
                         end loop;
  148:
                         wait for 12*tline;
  149:
  150:
                end process;
  151:
  152:
                data_process : process
  153:
  154:
                         wait until rising_edge(i_href);
                                          wait until falling_edge(i_pclk);
                         for i in 0 to 1279 loop
  156:
                                 i_data <= std_logic_vector(to_unsigned(i mod 256, i_data'length)); --mod to avoid truncation warnings everywhere
  157:
  158:
                                 wait for i_pclk_period;
  159:
                         end loop;
  160:
                end process;
  161:
  162:
                --i_rd_enable <= o_burst_available;
  163:
  164:
  165:
                rd_proc: process
  166:
  167:
          begin
  168:
  169:
                         wait until rising_edge(i_clk);
  170:
                         if ( o_burst_available = '1' ) then
  171:
  172:
                                 for i in 0 to 15 loop
  173:
                                          wait until rising_edge(i_clk);
i_rd_enable <= '1';</pre>
  174:
  175:
  176:
  177:
                                 end loop;
  178:
  179:
                                 wait until rising_edge(i_clk);
i_rd_enable <= '0';</pre>
  180:
  181:
  182:
                         end if;
  183:
  184:
  185:
          end process;
  186:
  187:
  188:
                i_burst_length <= "010000";
  189:
  190:
  191:
          -- Stimulus process
  192:
          stim proc: process
  193:
             -- hold reset state for 100 ns.
  194:
  195:
                        i_reset <= '1';
  196:
             wait for 100 ns;
  197:
                        i_reset <= '0';
  198:
```

199: 200:

```
Sat Jul 18 16:16:01 2015
```

1

```
1:
  2:
  3: LIBRARY ieee;
  4: USE ieee.std_logic_1164.ALL;
  5: USE ieee.numeric_std.ALL;
  8: -- Work library for testing
  9: library work;
 10: use work.pkg_testing.all;
 11:
 13:
        ENTITY test_bram_to_mux IS
 14:
        END test bram to mux;
 16:
        ARCHITECTURE behavior OF test_bram_to_mux IS
 17:
 19:
               component sim_ovm_testing is
 20:
                         generic (
 21:
                                    SMALL_FRAME : string := "FALSE"
                         );
 22:
 23:
                          port (
 24:
                                   i_ovm_sccb_mosi : in typ_ovm_sccb_mosi;
                                    io_ovm_sccb_bidir : inout typ_ovm_sccb_bidir;
 25:
                                    o_ovm_video_miso : out typ_ovm_video_miso
 26:
 27:
                         );
 28:
               end component;
 29:
 30:
         COMPONENT cpt_ovm_bram
 31:
 32:
          PORT (
 33:
                                    i_pclk : in std_logic;
                                    i vsvnc : in std logic;
 34:
                                    i_href : in std_logic;
 35:
 36:
                                    i_data : in std_logic_vector (7 downto 0);
 37:
                                    i reset : in std logic;
 38:
 39:
                                    o_rd_data : out std_logic_vector(31 downto 0);
                                    o_frame_number : out integer range 0 to 3;
 40:
                                    o_line_number : out integer range 0 to 2047;
 41:
 42:
                                    o_words_read: out integer range 0 to 511;
 43:
                                    i_burst_length : std_logic_vector(5 downto 0);
 45:
                                    o_burst_available : out std_logic;
 46:
                                    o_collision : out std_logic;
 47:
                                    i_clk : in std_logic;
 48:
 49:
                                    i_rd_enable : in std_logic
 50:
          END COMPONENT;
 51:
 52:
 53:
 54:
          COMPONENT cpt_ovm_mux
 55:
 56:
57:
                 i_clk : IN std_logic;
                 i_reset : IN std_logic;
i0_frame_count : IN integer range 0 to 3;
 58:
                                          integer range 0 to 3;
integer range 0 to 3;
 59:
                 i1_frame_count : IN
                 i2_frame_count : IN
 60:
                 i3_frame_count : IN integer range 0 to 3;
 62:
                 i_frame_addr0 : IN std_logic_vector(25 downto 0);
i_frame_addr1 : IN std_logic_vector(25 downto 0);
 63:
                 i_frame_addr2 : IN std_logic_vector(25 downto 0);
 64:
                 i_frame_addr3 : IN std_logic_vector(25 downto 0);
i0_line_offset : IN integer range 0 to 8191;
 65:
 66:
 67:
                 il_line_offset : IN integer range 0 to 8191;
                 i2_line_offset : IN integer range 0 to 8191;
i3_line_offset : IN integer range 0 to 8191;
 68:
 69:
 70:
                 i0_words_read : IN integer range 0 to 511;
                 i1_words_read : IN integer range 0 to 511;
i2_words_read : IN integer range 0 to 511;
 71:
 72:
 73:
                 i3_words_read : IN integer range 0 to 511;
                 i0_line_count : IN integer range 0 to 511;
i1_line_count : IN integer range 0 to 511;
 74:
 75:
 76:
                 i2_line_count : IN integer range 0 to 511;
                is_line_count: IN integer range 0 to 511;
i0_rd_data: IN std_logic_vector(31 downto 0);
i1_rd_data: IN std_logic_vector(31 downto 0);
i2_rd_data: IN std_logic_vector(31 downto 0);
i3_rd_data: IN std_logic_vector(31 downto 0);
 77:
 78:
 79:
 80:
                 i0_burst_available : IN std_logic;
i1_burst_available : IN std_logic;
i2_burst_available : IN std_logic;
 82:
 83:
                 i3_burst_available : IN std_logic;
 85:
                 o0_rd_enable : OUT std_logic;
o1_rd_enable : OUT std_logic;
 86:
 87:
 88:
                 o2_rd_enable : OUT std_logic;
                 o3_rd_enable : OUT std_logic;
 89:
 90:
                 i_burst_length : IN std_logic_vector(5 downto 0);
 91:
                 o_mport_miso : OUT typ_mctl_mport_miso;
                 i_mport_mosi : IN typ_mctl_mport_mosi
 92:
 93:
          END COMPONENT;
 94:
 95:
 96:
         signal mport_mosi : typ_mctl_mport_mosi := init_mctl_mport_mosi;
 97:
 98:
         signal mport_miso : typ_mctl_mport_miso := init_mctl_mport_miso;
 99:
         signal clk : std logic := '0';
100:
```

./cam/test\_bram\_to\_mux.vhd

```
Sat Jul 18 16:16:01 2015
./cam/test bram to mux.vhd
  101:
            signal bram_reset : std_logic := '0';
  102:
            signal mux_reset : std_logic := '0';
            signal burst_length : std_logic_vector(5 downto 0) := std_logic_vector(to_unsigned(15,6));
  103:
  104:
                  signal frame addr0 : std logic vector(25 downto 0) := "00" & x"000000";
  105:
           signal frame_addr1 : std_logic_vector(25 downto 0) := "00" & x"100000";
signal frame_addr2 : std_logic_vector(25 downto 0) := "00" & x"200000";
  106:
  107:
            signal frame_addr3 : std_logic_vector(25 downto 0) := "00" & x"300000";
  108:
  110:
            signal line_offset0 : integer range 0 to 8191 := 0;
           signal line_offset1 : integer range 0 to 8191 := 1024;
signal line_offset2 : integer range 0 to 8191 := 1024;
  111:
  113:
            signal line_offset3 : integer range 0 to 8191 := 0;
  114:
                  signal ovm0_video_miso : typ_ovm_video_miso := init_ovm_video_miso;
                  signal ovm0_sccb_bidir : typ_ovm_sccb_bidir := init_ovm_sccb_bidir;
signal ovm0_sccb_mosi : typ_ovm_sccb_mosi := init_ovm_sccb_mosi;
--signal ovm0.href : std_logic := '0';
  116:
  117:
           --signal owm0_bram_rd_enable : std_logic := '0';
signal owm0_bram_rd_data : std_logic_vector(31 downto 0);
  119:
  120:
           signal ovm0_bram_frame_number : integer range 0 to 3;
signal ovm0_bram_line_number : integer range 0 to 2047;
  121:
  122:
            signal ovm0_bram_words_read : integer range 0 to 511;
  123:
  124:
            signal ovm0_bram_burst_available : std_logic;
  125:
  126:
                  signal ovml video miso : typ ovm video miso := init ovm video miso;
  127:
                  signal ovm1_sccb_bidir : typ_ovm_sccb_bidir := init_ovm_sccb_bidir;
           signal ovml_sccb_mosi : typ_ovm_sccb_mosi := init_ovm_sccb_mosi;
signal ovml_bram_rd_enable : std_logic := '0';
  128:
  129:
  130:
            signal ovm1_bram_rd_data : std_logic_vector(31 downto 0);
           signal ovm1_bram_frame_number : integer range 0 to 3;
signal ovm1_bram_line_number : integer range 0 to 2047;
  131:
  132:
  133:
            signal ovml_bram_words_read : integer range 0 to 511;
            signal ovml bram burst available : std logic;
  134:
  135:
                  signal owm2_video_miso : typ_ovm_video_miso := init_ovm_video_miso;
signal owm2_sccb_bidir : typ_ovm_sccb_bidir := init_ovm_sccb_bidir;
  136:
  137:
  138:
                  signal ovm2_sccb_mosi : typ_ovm_sccb_mosi := init_ovm_sccb_mosi;
  139:
           signal ovm2_bram_rd_enable : std_logic := '0';
signal ovm2_bram_rd_data : std_logic_vector(31 downto 0);
  140:
            signal ovm2_bram_frame_number : integer range 0 to 3;
  141:
           signal ovm2_bram_line_number : integer range 0 to 2047;
signal ovm2_bram_words_read : integer range 0 to 511;
  142:
  143:
            signal ovm2_bram_burst_available : std_logic;
  145:
  146:
                  signal ovm3_video_miso : typ_ovm_video_miso := init_ovm_video_miso;
  147:
                  signal ovm3_sccb_bidir : typ_ovm_sccb_bidir := init_ovm_sccb_bidir;
           signal ovm3_sccb_mosi : typ_ovm_sccb_mosi := init_ovm_sccb_mosi;
signal ovm3_bram_rd_enable : std_logic := '0';
  148:
  149:
  150:
            signal ovm3_bram_rd_data : std_logic_vector(31 downto 0);
           signal ovm3_bram_frame_number : integer range 0 to 3;
signal ovm3_bram_line_number : integer range 0 to 2047;
  151:
  152:
  153:
            signal ovm3_bram_words_read : integer range 0 to 511;
  154:
            signal ovm3_bram_burst_available : std_logic;
  156:
            signal o0 collision : std logic;
  157:
            signal of collision : std logic;
            signal o2_collision : std_logic;
  158:
  159:
            signal o3_collision : std_logic;
  160:
  161:
  162:
            -- Clock period definitions
           constant xvclk_period : time := 166.667 ns;
  163:
           -- constant pclk_period : time := 41.667 ns;
  164:
           constant clk_period : time := 9.259 ns;
    --constant tp : time := 2*pclk_period;
  165:
  166:
  167:
                  --constant tline : time := 780*tp;
  168:
  169:
                  constant SMALL_FRAME : string := "FALSE";
  170:
  171: BEGIN
  172:
  173:
  174:
                  ovm0 sccb mosi.pwdn <= '0';
  175:
                  ovml_sccb_mosi.pwdn <= '0';
  176:
                  ovm2_sccb_mosi.pwdn <= '0';
                  ovm3_sccb_mosi.pwdn <= '0';
  177:
  178:
  179:
            ovm0_xvclk_process : process
  180:
           begin
  181:
                            ovm0 sccb mosi.xvclk <= '0';
  182:
                            wait for xvclk_period/2;
                            ovm0_sccb_mosi.xvclk <= '1';
  183:
  184:
                            wait for xvclk_period/2;
  185:
            end process;
  186:
  187:
            ovm1_xvclk_process : process
  188:
            begin
                            ovm1 sccb mosi.xvclk <= '0';
  189:
                            wait for xvclk_period/2;
  190:
                            ovml sccb mosi.xvclk <= '1';
  191:
  192:
                            wait for xvclk period/2;
            end process;
  193:
  194:
  195:
            ovm2_xvclk_process : process
  196:
                            ovm2 sccb mosi.xvclk <= '0';
  197:
  198:
                            wait for xvclk_period/2;
                            ovm2_sccb_mosi.xvclk <= '1';
  199:
```

wait for xvclk period/2;

```
Sat Jul 18 16:16:01 2015
./cam/test_bram_to_mux.vhd
  201:
            end process;
  202:
  203:
            ovm3_xvclk_process : process
  204:
                           ovm3_sccb_mosi.xvclk <= '0';
wait for xvclk_period/2;</pre>
  205:
  206:
  207:
                            ovm3_sccb_mosi.xvclk <= '1';
  208:
                            wait for xvclk_period/2;
  209:
           end process;
  210:
  211:
                  ovm0 : sim_ovm_testing
  213:
                  generic map (
                           SMALL FRAME => SMALL FRAME
  214:
  216:
                  port map (
  217:
                           i ovm sccb mosi => ovm0 sccb mosi,
  218:
                            io_ovm_sccb_bidir => ovm0_sccb_bidir,
  219:
                            o_ovm_video_miso => ovm0_video_miso
  220:
  221:
  222:
                  ovm1 : sim_ovm_testing
  223:
                  generic map (
  224:
                            SMALL_FRAME => SMALL_FRAME
  225:
  226:
                  port map (
  227:
                            i_ovm_sccb_mosi => ovml_sccb_mosi,
                            io_ovm_sccb_bidir => ovml_sccb bidir,
  228:
                            o_ovm_video_miso => ovml_video_miso
  229:
  230:
                  );
  231:
  232:
                  ovm2 : sim_ovm_testing
                  233:
  234:
  235:
                 236:
  237:
  238:
                            io_ovm_sccb_bidir => ovm2_sccb_bidir,
  239:
                            o_ovm_video_miso => ovm2_video_miso
  240:
  241:
                  ovm3 : sim_ovm_testing
  242:
  243:
                  generic map (
                           SMALL_FRAME => SMALL_FRAME
  245:
  246:
                  port map (
  247:
                            i_ovm_sccb_mosi => ovm3_sccb_mosi,
  248:
                            io ovm sccb bidir => ovm3 sccb bidir,
                            o_ovm_video_miso => ovm3_video_miso
  249:
  250:
  251:
  252:
  253:
                  -- Instantiate the Unit Under Test (UUT)
  254:
           ovm_mux: cpt_ovm_mux PORT MAP (
                             i_clk => clk,
  256:
                             i_reset => mux_reset,
                             i0_frame_count => ovm0_bram_frame_number,
i1_frame_count => ovm1_bram_frame_number,
  257:
                             i2_frame_count => ovm2_bram_frame_number,
i3_frame_count => ovm3_bram_frame_number,
  259:
  260:
                             i_frame_addr0 => frame_addr0,
  262:
                             i_frame_addr1 => frame_addr1,
i_frame_addr2 => frame_addr2,
  263:
                             i_frame_addr3 => frame_addr3,
                             i0_line_offset => line_offset0,
i1_line_offset => line_offset1,
  265:
  266:
  267:
                             i2_line_offset => line_offset2,
                             i3_line_offset => line_offset3,
i0_words_read => ovm0_bram_words_read,
  268:
  269:
  270:
                             il_words_read => ovml_bram_words_read,
                             i2_words_read => ovm2_bram_words_read,
i3_words_read => ovm3_bram_words_read,
  271:
  272:
  273:
                             i0_line_count => ovm0_bram_line_number,
                             i1_line_count => ovm1_bram_line_number,
i2_line_count => ovm2_bram_line_number,
  274:
  275:
  276:
                             i3_line_count => ovm3_bram_line_number,
                             i0_rd_data => ovm0_bram_rd_data,
i1_rd_data => ovm1_bram_rd_data,
  277:
  278:
                             i2_rd_data => ovm2_bram_rd_data,
i3_rd_data => ovm3_bram_rd_data,
i0_burst_available => ovm0_bram_burst_available,
  279:
  280:
                             i1_burst_available => ovm1_bram_burst_available, i2_burst_available => ovm2_bram_burst_available, i3_burst_available => ovm3_bram_burst_available,
  282:
  283:
  284:
                             o0_rd_enable => ovm0_bram_rd_enable,
o1_rd_enable => ovm1_bram_rd_enable,
  285:
  286:
  287:
                             o2_rd_enable => ovm2_bram_rd_enable,
                             o3 rd enable => ovm3 bram rd enable.
  288:
                             i_burst_length => burst_length,
  289:
  290:
                             o_mport_miso => mport_miso,
i_mport_mosi => mport_mosi
  291:
                    );
  292:
  293:
  294:
                  ovm0_bram : cpt_ovm_bram PORT MAP (
  295:
  296:
                            i_pclk => ovm0_video_miso.pclk,
                            i_vsync => ovm0_video_miso.vsync,
  297:
  298:
                            i_href => ovm0_video_miso.href,
                            i_data => ovm0_video_miso.data,
i_reset => bram_reset,
  299:
```

```
Sat Jul 18 16:16:01 2015
./cam/test_bram_to_mux.vhd
                          o_rd_data => ovm0_bram_rd_data,
  302:
                          o_frame_number => ovm0_bram_frame_number,
o_line_number => ovm0_bram_line_number,
  303:
  304:
                          o_words_read => ovm0_bram_words_read,
                          i_burst_length => burst_length,
o_burst_available => ovm0_bram_burst_available,
  305:
  306:
  307:
                          o_collision => o0_collision,
                          i_clk => clk,
i_rd_enable => ovm0_bram_rd_enable
  308:
  310:
                 );
  311:
                 ovml_bram : cpt_ovm_bram PORT MAP (
  313:
                          i_pclk => ovm1_video_miso.pclk,
                          i vsync => ovml video miso.vsync,
  314:
                          i_href => ovml_video_miso.href,
  316:
                          i_data => ovm1_video_miso.data,
  317:
                          i reset => bram reset,
  318:
                          o_rd_data => ovml_bram_rd_data,
  319:
                          o_frame_number => ovml_bram_frame_number,
                          o_line_number => ovml_bram_line_number,
  320:
  321:
                          o_words_read => ovml_bram_words_read,
  322:
                          i_burst_length => burst_length,
                          o_burst_available => ovml_bram_burst_available,
  323:
  324:
                          o_collision => o1_collision,
  325:
                          i clk => clk.
  326:
                          i_rd_enable => ovml_bram_rd_enable
  327:
                 );
  328:
  329:
                 ovm2 bram : cpt ovm bram PORT MAP (
  330:
                          i_pclk => ovm2_video_miso.pclk,
i_vsync => ovm2_video_miso.vsync,
  331:
                          i_href => ovm2_video_miso.href,
  332:
  333:
                          i_data => ovm2_video_miso.data,
                          i_reset => bram_reset,
  334:
                          o_rd_data => ovm2_bram_rd_data,
  335:
                          o_frame_number => ovm2_bram_frame_number,
o_line_number => ovm2_bram_line_number,
  336:
  337:
  338:
                          o_words_read => ovm2_bram_words_read,
  339:
                          i_burst_length => burst_length,
                          o_burst_available => ovm2_bram_burst_available,
  340:
                          o_collision => o2_collision,
  341:
                          i_clk => clk,
i_rd_enable => ovm2_bram_rd_enable
  342:
  343:
  344:
  345:
  346:
                 ovm3_bram: cpt_ovm_bram PORT MAP (
  347:
                          i_pclk => ovm3_video_miso.pclk,
  348:
                          i vsvnc => ovm3 video miso.vsvnc.
                          i_href => ovm3_video_miso.href,
  349:
  350:
                          i_data => ovm3_video_miso.data,
                          i reset => bram reset.
  351:
  352:
                          o_rd_data => ovm3_bram_rd_data,
  353:
                          o_frame_number => ovm3_bram_frame_number,
  354:
                          o line number => ovm3 bram line number,
                          o_words_read => ovm3_bram_words_read,
  356:
                          i_burst_length => burst_length,
  357:
                          o burst available => ovm3 bram burst available,
                          o_collision => o3_collision,
  358:
                          i_clk => clk,
i_rd_enable => ovm3_bram_rd_enable
  359:
  360:
  361:
  362:
  363:
           -- Clock process definitions
  364:
  365:
           i_clk_process :process
  366:
           begin
  367:
                          clk <= '0';
                          wait for clk_period/2;
clk <= '1';</pre>
  368:
  369:
  370:
                          wait for clk_period/2;
  371:
           end process;
  372:
  373:
             -- Clock process definitions
  374: --
  375: --
             rd_full_process :process
  376: --
             begin
  377: --
                          wait until rising edge(i clk):
                          mport_mosi.rd.full <= '0';
wait for clk_period * 10;</pre>
  378: --
  379: --
                          wait until rising_edge(i_clk);
mport_mosi.rd.full <= '1';
wait for clk_period * 10;</pre>
  380: --
  381: --
  382: --
             end process;
  383: --
  384: --
  385: --
  386: --
                  - Clock process definitions
  387: --
             cmd_full_process :process
  388: --
             begin
                          wait until rising_edge(i_clk);
  389: --
  390: --
                          mport_mosi.cmd.full <= '0';
wait for clk_period * 100;</pre>
  391: --
  392: --
                          wait until rising_edge(i_clk);
                          mport_mosi.cmd.full <= '1'
wait for clk_period * 100;</pre>
  393: --
  394: --
  395: --
             end process;
  396:
  397:
  398:
  399: --
                 -- Clock process definitions
```

400: --

ovm0\_pclk\_process :process

```
401: -- begin
                      ovm0.pclk <= '0';
wait for pclk_period/2;</pre>
402: --
403: --
404: --
                       ovm0.pclk <= '1';
405: --
                       wait for pclk_period/2;
406: --
          end process;
407: --
408: --
          {\it ovm1\_pclk\_process} \ : process
409: --
          begin
410: --
                       ovm1.pclk <= '0';
                      wait for pclk_period/2;
ovml.pclk <= '1';</pre>
411: --
                      wait for pclk_period/2;
413: --
414: --
          end process;
416: --
          ovm2\_pclk\_process : process
417: --
          begin
418: --
                       ovm2.pclk <= '0';
                       wait for pclk_period/2;
ovm2.pclk <= '1';</pre>
419: --
420: --
421: --
                       wait for pclk_period/2;
          end process:
422: --
423: --
424: --
          ovm3_pclk_process :process
425: --
          begin
426: --
                       ovm3.pclk <= '0';
427: --
                       wait for pclk_period/2;
428: --
                       ovm3.pclk <= '1';
429: --
                       wait for pclk_period/2;
430: --
          end process;
431: --
432: --
433: --
              ovm0_vsync_process : process
434: --
             begin
435: --
                       wait until falling_edge(ovm0.pclk);
                       ovm0.vsync <= '1';
wait for 4*tline;</pre>
436: --
437: --
438: --
                       ovm0.vsync <= '0'
439: --
                      wait for (512-4)*tline;
440: --
             end process;
441: --
442: --
              {\it ovm1\_vsync\_process} \ : \ process
443: --
             begin
444: --
                       wait until falling_edge(ovm1.pclk);
445: --
                       ovm1.vsync <= '1';
wait for 4*tline;</pre>
446: --
447: --
                       ovm1.vsync <= '0'
448: --
                      wait for (512-4)*tline;
449: --
             end process;
450: --
451: --
              {\it ovm2\_vsync\_process}~:~process
452: --
             begin
453: --
                       wait until falling_edge(ovm2.pclk);
454: --
                       ovm2.vsync <= '1';
455: --
                       wait for 4*tline;
                      ovm2.vsync <= '0';
wait for (512-4)*tline;</pre>
456: --
457: --
458: --
             end process;
459: --
460: --
              {\it ovm3\_vsync\_process}\ :\ process
461: --
              begin
462: --
                       wait until falling_edge(ovm3.pclk);
463: --
                       ovm3.vsync <= '1';
464: --
                       wait for 4*tline;
465: --
                       ovm3.vsync <= '0'
466: --
                       wait for (512-4)*tline;
467: --
             end process;
468: --
469: --
              ovm0_href_process : process
470: --
              begin
                       ovm0.href <= '0':
471: --
472: --
                       wait for 20*tline;
473: --
                       wait until falling_edge(ovm0.pclk);
                      for i in 0 to 479 loop
ovm0.href <= '1';
474: --
475: --
476: --
                                wait for 640*tp;
477: --
                                ovm0.href <= '0':
478: --
                               wait for 140*tp;
479: --
                       end loop;
480: --
                       wait for 12*tline;
481: --
             end process;
482: --
              ovm1_href_process : process
483: --
484: --
              begin
                       ovm1.href <= '0';
485: --
                       wait for 20*tline;
486: --
487: --
                       wait until falling_edge(ovm1.pclk);
                       for i in 0 to 479 loop
ovm1.href <= '1';
488: --
489: --
490: --
                                wait for 640*tp;
491: --
                                ovm1.href <= '0';
492: --
                                wait for 140*tp;
493: --
                       end loop;
                       wait for 12*tline;
494: --
495: --
             end process;
496: --
497: --
              ovm2_href_process : process
498: --
             begin
499: --
                       ovm2.href <= '0':
500: --
                       wait for 20*tline;
```

```
Sat Jul 18 16:16:01 2015
                                                                                             6
./cam/test bram to mux.vhd
 501: --
                      wait until falling_edge(ovm2.pclk);
                      for i in 0 to 479 loop
ovm2.href <= '1';
 502: --
 503: --
 504: --
                               wait for 640*tp;
 505: --
                               ovm2.href <= '0';
 506: --
                              wait for 140*tp;
 507: --
                       end loop;
                       wait for 12*tline;
 508: --
 509: --
             end process;
 510: --
 511: --
              ovm3_href_process : process
              begin
 513: --
                      ovm3 href <= '0':
 514: --
                       wait for 20*tline;
                       wait until falling_edge(ovm3.pclk);
 516: --
                      for i in 0 to 479 loop
ovm3.href <= '1';
 517: --
 518: --
                               wait for 640*tp;
 519: --
                               ovm3.href <= '0';
                               wait for 140*tp;
 520: --
                       end loop;
 521: --
                      wait for 12*tline:
 522: --
 523: --
              end process;
 524: --
 525: --
              ovm0_data_process : process
 526: --
              begin
 527: --
                       --wait until rising_edge(ovm0.href);
 528: --
                       wait until ovm0.href = '1';
 529: --
                       report "OVMO rise";
 530: --
                                       wait until falling_edge(i_pclk);
                       for i in 0 to 1279 loop
 531: --
                              ovm0.data <= std_logic_vector(to_unsigned(i mod 256, ovm0.data'length)); --mod to avoid truncation warnings everywhere
 532: --
 533: --
                               wait for pclk_period;
 534: --
                      end loop;
 535: --
             end process;
 536: --
 537: --
              ovml data process : process
 538: --
              begin
 539: --
                       --wait until rising_edge(ovm1.href);
 540: --
                       wait until ovml.href = '1';
                                       wait until falling_edge(i_pclk);
 541: --
 542: --
                       for i in 0 to 1279 loop \,
                               ovml.data <= std_logic_vector(to_unsigned(i mod 256, ovml.data'length)); --mod to avoid truncation warnings everywhere
 543: --
 544: --
                               wait for pclk_period;
 545: --
                       end loop;
 546: --
              end process;
 547: --
 548: --
               ovm2_data_process : process
 549: --
              begin
 550: --
                       wait until rising_edge(ovm2.href);
 551: --
                                      wait until falling_edge(i_pclk);
 552: --
                       for i in 0 to 1279 loop
 553: --
                              ovm2.data <= std_logic_vector(to_unsigned(i mod 256, ovm2.data'length)); --mod to avoid truncation warnings everywhere
 554: --
                               wait for pclk_period;
 555: --
                       end loop;
 556: --
              end process;
 557: --
 558: --
               ovm3_data_process : process
 559: --
 560: --
                       wait until rising edge(ovm3.href);
                                       wait until falling_edge(i_pclk);
  561: --
 562: --
                       563: --
  564: --
                               wait for pclk_period;
 565: --
                       end loop;
 566: --
              end process;
 567:
 568:
 569:
 570:
          -- Clock process definitions
 571:
         {\tt rd\_full\_process} \ : {\tt process}
 572:
         begin
 573:
                       wait until rising_edge(clk);
                       mport_mosi.wr.full <= '0';
wait for clk_period * 10;</pre>
 574:
 575:
 576:
                       wait until rising_edge(clk);
 577:
                       mport mosi.wr.full <= '1';
 578:
                       wait for clk_period * 10;
 579:
          end process;
 580:
 581:
 582:
               -- Clock process definitions
          cmd_full_process :process
 583:
 584:
         begin
 585:
                       wait until rising_edge(clk);
                       mport_mosi.cmd.full <= '0';
wait for clk_period * 100;</pre>
 586:
 587:
 588:
                       wait until rising_edge(clk);
                       mport_mosi.cmd.full <= '1';
wait for clk_period * 100;</pre>
 589:
 590:
 591:
         end process;
 592:
 593:
 594:
 595:
 596:
          stim_proc: process
 597:
         begin
 598:
                       bram_reset <= '0';
```

600:

mux\_reset <= '0';

wait for 100 ns;

Sat Jul 18 16:16:01 2015 7 ./cam/test\_bram\_to\_mux.vhd

601: bram\_reset <= '1';
602: mux\_reset <= '1';
603: wait for 100 ns;
604: bram\_reset <= '0';
605: mux\_reset <= '0';
606: wait;
607: end process;
608:
609: END;

1: -----

```
2: -- Company:
  3: -- Engineer:
  1. __
  5: -- Create Date: 00:42:07 07/17/2015
  6: -- Design Name:
  7: -- Module Name:
                             C:/Users/Chris/Dropbox/Capstone/QuadCam/QuadCamVHDL/src/cam/test_ovm_mux.vhd
  8: -- Project Name: QuadCamVHDL
  9: -- Target Device:
 10: -- Tool versions:
 11: -- Description:
 13: -- VHDL Test Bench Created by ISE for module: cpt_ovm_mux
 14: --
 15: -- Dependencies:
 16: --
 17: -- Revision:
 18: -- Revision 0.01 - File Created
 19: -- Additional Comments:
 20: --
 21: -- Notes:
 22: -- This testbench has been automatically generated using types std_logic and 23: -- std_logic_vector for the ports of the unit under test. Xilinx recommends
 24: -- that these types always be used for the top-level I/O of a design in order
 25: -- to guarantee that the testbench will bind correctly to the post-implementation
 26: -- simulation model.
 27: --
 28: LIBRARY ieee;
 29: USE ieee.std_logic_1164.ALL;
 30: USE ieee.numeric_std.ALL;
 31:
 32: -- Uncomment the following library declaration if using
 33: -- arithmetic functions with Signed or Unsigned values 34: --USE ieee.numeric_std.ALL;
 35:
 36:
 37: -- Work library for testing
 38: library work;
 39: use work.pkg_testing.all;
 40:
 41: ENTITY test_ovm_mux IS
 42: END test_ovm_mux;
 43:
 44: ARCHITECTURE behavior OF test own mux IS
 45:
           -- Component Declaration for the Unit Under Test (UUT)
 46:
 47:
 48:
           COMPONENT cpt_ovm_mux
 49:
           PORT (
 50:
                  i_clk : IN std_logic;
                 i_reset : IN std_logic;
i0_frame_count : IN integer range 0 to 3;
 51:
 52:
 53:
                  i1_frame_count : IN integer range 0 to 3;
 54:
                 i2 frame count : IN
                                            integer range 0 to 3;
                 i3_frame_count : IN integer range 0 to 3;
                 i_frame_addr0 : IN std_logic_vector(25 downto 0);
i_frame_addr1 : IN std_logic_vector(25 downto 0);
 56:
 57:
                 i_frame_addr2 : IN std_logic_vector(25 downto 0);
 58:
                 i_frame_addr3 : IN std_logic_vector(25 downto 0);
i0_line_offset : IN integer range 0 to 8191;
 59:
 60:
                 il_line_offset : IN integer range 0 to 8191;
 62:
                 i2_line_offset : IN integer range 0 to 8191;
i3_line_offset : IN integer range 0 to 8191;
 63:
                 i0_words_read : IN integer range 0 to 511;
 64:
                 i1_words_read : IN integer range 0 to 511;
i2_words_read : IN integer range 0 to 511;
 65:
 66:
 67:
                 i3_words_read : IN integer range 0 to 511;
                 i0_line_count : IN integer range 0 to 511;
i1_line_count : IN integer range 0 to 511;
 68:
 69:
 70:
                 i2_line_count : IN integer range 0 to 511;
                 i3_line_count : IN integer range 0 to 511;
i0_rd_data : IN std_logic_vector(31 downto 0);
i1_rd_data : IN std_logic_vector(31 downto 0);
 71:
 72:
 73:
                 i2_rd_data : IN std_logic_vector(31 downto 0);
i3_rd_data : IN std_logic_vector(31 downto 0);
 74:
 75:
                 i0_burst_available : IN std_logic;
i1_burst_available : IN std_logic;
i2_burst_available : IN std_logic;
 76:
 77:
 78:
 79:
                 i3_burst_available : IN std_logic;
                 o0_rd_enable : OUT std_logic;
o1_rd_enable : OUT std_logic;
 80:
 82:
                 o2_rd_enable : OUT std_logic;
                 o3_rd_enable : OUT std_logic;
i_burst_length : IN std_logic_vector(5 downto 0);
 83:
                 o_mport_miso : OUT typ_mctl_mport_miso;
i_mport_mosi : IN typ_mctl_mport_mosi
 85:
 86:
 87:
 88:
           END COMPONENT:
 89:
 90:
 91:
          --Inputs
          signal i_clk : std_logic := '0';
 92:
 93:
          signal i_reset : std_logic := '0';
          signal i0_frame_count : integer range 0 to 3 := 0;
signal i1_frame_count : integer range 0 to 3 := 0;
 94:
 95:
 96:
          signal i2_frame_count : integer range 0 to 3 := 0;
          signal i3 frame_count : integer range 0 to 3 := 0;
 97:
 98:
          signal i_frame_addr0 : std_logic_vector(25 downto 0) := "00" & x"000000";
          signal i_frame_addr1 : std_logic_vector(25 downto 0) := "00" & x"100000";
signal i_frame_addr2 : std_logic_vector(25 downto 0) := "00" & x"200000";
 99:
100:
```

```
Thu Jul 16 22:55:25 2015
./cam/test ovm mux.vhd
  101:
            signal i_frame_addr3 : std_logic_vector(25 downto 0) := "00" & x"300000";
  102:
            signal i0_line_offset : integer range 0 to 8191 := 0;
signal i1_line_offset : integer range 0 to 8191 := 10
                                         integer range 0 to 8191 := 1024;
  103:
  104:
            signal i2_line_offset : integer range 0 to 8191 := 1024;
  105:
            signal i3_line_offset : integer range 0 to 8191 := 0;
            signal i0_words_read : integer range 0 to 511 := 0;
  106:
  107:
            signal i1_words_read : integer range 0 to 511 := 0;
            signal i2_words_read : integer range 0 to 511 := 0;
signal i3_words_read : integer range 0 to 511 := 0;
  108:
  109:
  110:
            signal i0_line_count : integer range 0 to 511 := 0;
  111:
            signal i1 line count : integer range 0 to 511 := 0;
            signal i2_line_count : integer range 0 to 511 := 0;
  113:
            signal i3_line_count : integer range 0 to 511 := 0;
            signal i0 rd data : std logic vector(31 downto 0) := x"00000000";
  114:
            signal i1_rd_data : std_logic_vector(31 downto 0) := x"11111111";
  116:
            \label{eq:signal} \textbf{signal} \  \  \text{i2\_rd\_data} \  \  \text{:} \  \  \text{std\_logic\_vector(31 } \  \  \textbf{downto} \  \  0) \  \  \text{:=} \  \  x \textbf{"222222222"};
            signal i3_rd_data : std_logic_vector(31 downto 0) := x"33333333";
  117:
            signal i0_burst_available : std_logic := '1';
signal i1_burst_available : std_logic := '1';
  119:
            signal i2_burst_available : std_logic := '1';
signal i3_burst_available : std_logic := '1';
  120:
  121:
  122:
            signal i_burst_length : std_logic_vector(5 downto 0) := std_logic_vector(to_unsigned(15, 6)); -- Actual burst length = 16, but RAM adds 1 automati
cally
  124:
            signal i mport mosi : typ mctl mport mosi := init mctl mport mosi;
  125:
  126:
  127:
            signal o0_rd_enable : std_logic;
  128:
            signal ol_rd_enable : std_logic;
  129:
            signal o2_rd_enable : std_logic;
  130:
            signal o3 rd enable : std logic;
  131:
  132:
            signal o_mport_miso : typ_mctl_mport_miso := init_mctl_mport_miso;
  133:
  134:
                   -- Clock period definitions
  135:
            constant i_clk_period : time := 9.259 ns;
  136:
  137: BEGIN
  138:
                   -- Instantiate the Unit Under Test (UUT)
  139:
            uut: cpt_ovm_mux PORT MAP (
  140:
  141:
                     i clk => i clk,
                     i_reset => i_reset,
  142:
                     i0_frame_count => i0_frame_count,
  143:
  144:
                     i1_frame_count => i1_frame_count,
  145:
                     i2_frame_count => i2_frame_count,
  146:
                     i3_frame_count => i3_frame_count,
  147:
                     i frame addr0 => i frame addr0,
                     i_frame_addr1 => i_frame_addr1,
  148:
                     i_frame_addr2 => i_frame_addr2,
  149:
                     i frame addr3 => i frame addr3.
  150:
  151:
                     iO_line_offset => iO_line_offset,
  152:
                     i1_line_offset => i1_line_offset,
  153:
                     i2 line offset => i2 line offset,
                     i3_line_offset => i3_line_offset,
                    i0_words_read => i0_words_read,
i1_words_read => i1_words_read,
  155:
  156:
                     i2_words_read => i2_words_read,
                    i3_words_read => i3_words_read,
i0_line_count => i0_line_count,
  158:
  159:
  160:
                     il_line_count => il_line_count,
  161:
                    i2_line_count => i2_line_count,
i3_line_count => i3_line_count,
  162:
                     i0_rd_data => i0_rd_data,
  163:
                     i1_rd_data => i1_rd_data,
i2_rd_data => i2_rd_data,
  164:
  165:
                     i3_rd_data => i3_rd_data,
  166:
                     i0_burst_available => i0_burst_available,
i1_burst_available => i1_burst_available,
  167:
  168:
  169:
                     i2_burst_available => i2_burst_available,
                    i3_burst_available => i3_burst_available,
o0_rd_enable => o0_rd_enable,
  170:
  171:
  172:
                     ol_rd_enable => ol_rd_enable,
                     o2_rd_enable => o2_rd_enable,
o3_rd_enable => o3_rd_enable,
  173:
  174:
  175:
                     i_burst_length => i_burst_length,
  176:
                     o mport miso => o mport miso,
  177:
                     i_mport_mosi => i_mport_mosi
  178:
                  );
  179:
  180:
            -- Clock process definitions
  181:
            i_clk_process :process
  182:
            begin
  183:
                            i_clk <= '0';
                            wait for i_clk_period/2;
i_clk <= '1';</pre>
  184:
  185:
                            wait for i_clk_period/2;
  186:
  187:
            end process;
  188:
  189:
  190:
            -- Clock process definitions
  191:
            rd full process :process
  192:
  193:
                            wait until rising_edge(i_clk);
                            i_mport_mosi.rd.full <= '0';
wait for i_clk_period * 10;</pre>
  194:
  195:
                            wait until rising_edge(i_clk);
i_mport_mosi.rd.full <= '1';
wait for i_clk_period * 10;</pre>
  196:
  197:
```

198: 199:

end process;

229: 230: **END**;

end process;

```
2: library ieee;
  3: use ieee.std_logic_1164.all;
 5:
 7: library util;
 8: use util.pkg_util.all;
10: library mctl;
11: use mctl.pkg_mctl.all;
13: library cctl;
14: use cctl.pkg_ovm.all;
16:
17: package pkg_cctl is
19:
              type typ_cctl_cport_miso is record
    clk : std_logic;
    rd_en : std_logic;
20:
 21:
22:
 23:
               end record;
 24:
25:
              constant init_cctl_cport_miso : typ_cctl_cport_miso := (
                       clk => '0',
rd_en => '0'
 26:
 27:
28:
 29:
 30:
              type typ_cctl_cport_mosi is record
 31:
                        data : std_logic_vector(7 downto 0);
 32:
                        empty : std_logic;
full : std_logic;
 33:
 34:
 35:
               end record;
 36:
 37:
              constant init_cctl_cport_mosi : typ_cctl_cport_mosi := (
                       data => (others => '0'),
empty => '0',
full => '0'
 38:
 39:
 40:
 41:
 42:
43:
 45:
              component cpt_cctl is
 46:
 47:
                        i_clk : in std_logic;
 48:
 49:
 50:
                                  i_ovm0_video_miso : in typ_ovm_video_miso;
                                  io ovm0 sccb bidir : inout typ ovm sccb bidir;
51: --
                                  o_ovm0_sccb_mosi : out typ_ovm_sccb_mosi;
53:
54:
                                  i_ovm1_video_miso : in typ_ovm_video_miso;
io_ovm1_sccb_bidir : inout typ_ovm_sccb_bidir;
56: --
                                  o_ovm1_sccb_mosi : out typ_ovm_sccb_mosi;
57:
                                  i_ovm2_video_miso : in typ_ovm_video_miso;
                                  io_ovm2_sccb_bidir : inout typ_ovm_sccb_bidir;
o_ovm2_sccb_mosi : out typ_ovm_sccb_mosi;
59: --
60: --
62:
                                  i_ovm3_video_miso : in typ_ovm_video_miso
io_ovm3_sccb_bidir : inout typ_ovm_sccb_bidir;
63: --
                                  o_ovm3_sccb_mosi : out typ_ovm_sccb_mosi
65:
                        );
66:
 67:
 68:
               end component;
 69:
 70:
 71:
               component cpt_cam is
 72:
                        generic (
 73:
                                 ADDR : integer
                        );
 74:
 75:
                        port (
 76:
                                 i_clk : in std_logic;
                                  i_ovm_video_miso : in typ_ovm_video_miso
io_ovm_sccb_bidir : inout typ_ovm_sccb_bidir;
 77:
 79: --
                                  o_ovm_sccb_mosi : out typ_ovm_sccb_mosi
                        );
:08
               end component;
82:
83:
85:
86:
 87:
88:
89:
              component cpt ovm is
 90:
91:
 92:
                        port (
 93:
                                  --i_clk : in std_logic;
94:
 95:
96:
                                  i_ovm_video_miso : in typ_ovm_video_miso;
97:
 98:
                                  i_mport_mosi : in typ_mctl_mport_mosi;
99:
                                  o_mport_miso : out typ_mctl_mport_miso
100:
```

```
1:
 2:
 3: library ieee;
 4: use ieee.std_logic_1164.all;
6: --library cctl;
7: --use cctl.pkg_cctl.all;
8:
 9: package pkg_ovm is
10:
11:
             type typ_ovm_sccb_bidir is record
                    scl : std_logic;
sda : std_logic;
13:
14:
            end record;
16:
17:
             constant init_ovm_sccb_bidir : typ_ovm_sccb_bidir := (
                      scl => 'Z',
sda => 'Z'
19:
20:
21:
22:
            type typ_ovm_sccb_mosi is record
    pwdn : std_logic;
    xvclk : std_logic;
23:
24:
25:
26:
             end record;
27:
28:
             constant init_ovm_sccb_mosi : typ_ovm_sccb_mosi := (
                      pwdn => '1',
xvclk => '0'
29:
30:
31:
32:
33:
            type typ_ovm_video_miso is record
34:
                       pclk: std_logic;
data: std_logic_vector(7 downto 0);
href: std_logic;
35:
36:
37:
38:
                        vsync : std_logic;
39:
            end record;
40:
             constant init_ovm_video_miso : typ_ovm_video_miso := (
                      pclk => '0',
data => (others => '0'),
href => '0',
vsync => '0'
42:
43:
45:
             );
46:
47:
48:
49: end pkg_ovm;
51:
52: package body pkg_ovm is
53: end pkg_ovm;
```

```
Sat Jul 18 18:59:35 2015
./cctl/sim_ovm.vhd
                                                                                                1
    2: -- sim_ovm.vhd
    4: -- Behavioural simulation of OVM7690 CameraCube.
    6: -- Implemented:
    7: --
                          PLL (6MHz xvclk in, 24MHz pclk out)
                Internal registers
Tristate ctrl/video bus
    8: --
   10: --
   11: -- To be implemented:
              SCCB register read/write
   13: --
                          Video readout (RGB/YUV)
   14: --
   15: -- Won't be implemented
   16: --
                         Image processing
   17: --
   18:
   19:
   20: library ieee;
   21: use ieee.std_logic_1164.all;
   22: use ieee.std_logic_arith.all;
   23: use ieee.numeric std.all;
   24:
   25: library unisim;
   26: use unisim.vcomponents.all;
   27:
   28: library util;
   29: use util.pkg_util.all;
   30:
   31: library cctl;
   32: use cctl.pkg_ovm.all;
   33:
   34:
   35: entity sim_ovm is
   36:
                generic (
                           SMALL_FRAME : string := "FALSE" -- Image size is reduced by a factor of ~100
   37:
   38:
   39:
                 port (
   40:
                          i ovm sccb mosi : in tvp ovm sccb mosi;
                          io_ovm_sccb_bidir : inout typ_ovm_sccb_bidir;
   41:
   42:
                          o_ovm_video_miso : out typ_ovm_video_miso
                 );
   43:
   44: end sim_ovm;
   45:
   46:
   47: architecture Behavioral of sim_ovm is
   48:
                 signal xvclk : std_logic := '0';
   49:
   50:
                 -- PT.T.
   51:
                signal pll_clkfb : std_logic := '0';
   53:
                 signal pll_reset : std_logic := '1';
signal pll_lock : std_logic := '0';
   54:
                 signal pll_lock_n : std_logic := '1';
   56:
                 -- System
   57:
                 signal clk_8M : std_logic := '0';
                 signal clk_12M : std_logic := '0';
signal clk_24M : std_logic := '0';
   59:
   60:
                 signal clk_48M : std_logic := '0';
   62:
                 signal reset : std_logic := '1';
   63:
   64:
                -- Register bank (refer to OV7690_CSP3 datasheet)

type typ_ovm_registers is array (0 to 255) of std_logic_vector(7 downto 0);
   65:
   66:
   67:
                 -- Register addresses
   68:
   69:
                 constant OVM_PIDH
                                              : integer := 16#0A#; -- product ID MSB
                                             : integer := 16#0B#; -- product ID LSB

: integer := 16#0C#; -- vflip,hmirror,BRswap,YUYVswap,busorder,tristate,overlay

: integer := 16#0D#; -- VSstart,VSwidth
   70:
                 constant OVM_PIDL
                 constant OVM_REGOC
constant OVM_REGOD
   71:
   72:
                                              : integer := 16#\DH; -- Sleep,Range,Drive

: integer := 16#\llH; -- ExtClk,PreScale

: integer := 16#\llH; -- Reset,Subsmp,ITU565,RAW,RGBfmt,OUTfmt
   73:
                 constant OVM_REGOE
   74:
                 constant OVM CLKRC
   75:
                 constant OVM_REG12
                                              : integer := 16#16#; -- HsizeLSb,Voff,Hoff
: integer := 16#18#; -- HsizeMSB
: integer := 16#1A#; -- Vsize
   76:
                 constant OVM_REG16
   77:
                 constant OVM HSIZE
   78:
                 constant OVM_VSIZE
   79:
                 constant OVM_MIDH
                                              : integer := 16#1C#; -- mfr. ID MSB
                                              : integer := 16#1D#; -- mfr. ID LSB
: integer := 16#1D#; -- mfr. ID LSB
: integer := 16#28#; -- DATAneg,HRtoHS,HSrev,HRrev,VSedge,VSneg
                 constant OVM MIDL
   80:
                 constant OVM_REG28
   81:
   82:
                 constant OVM PLL
                                                       : integer := 16#29#; -- PLLdiv,PLLctl,PLLreset,YAVGsrc
                                              : integer := 16#3E#; -- PCLKgate,PCLKmult
: integer := 16#3F#; -- PCLKrev
                 constant OVM_REG3E
   83:
   84:
                 constant OVM_REG3F
                                              : integer := 16#49#; -- DOVDD
   85:
                 constant OVM PWC0
                                             : integer := 16#62#; -- TESTen,TESTmode
                 constant OVM_REG62
   86:
   87:
   88:
                 signal ovm_reg : typ_ovm_registers := (
   89:
   90:
                           OVM_PIDH
                                              => x"76",
   91:
                           OVM PIDL
                           OVM_REGOC
                                              => x"00",
   92:
   93:
                           OVM_REG0D
                                              => x"44"
                                              => x"00".
   94:
                           OVM REGOE
                           OVM_CLKRC
   95:
                                              => x"00",
   96:
                           OVM_REG12
                                              => x"11"
   97:
                           OVM REG16
                                              => x"08".
   98:
                           OVM_HSIZE
                                              => x"A0",
                                              => x"F0",
=> x"7F",
   99:
                           OVM VSIZE
```

OVM MIDH

```
Sat Jul 18 18:59:35 2015
./cctl/sim_ovm.vhd
 101:
                        OVM_MIDL
                                         => x"A2",
  102:
                        OVM_REG28
OVM_PLL
                                         => x"00",
  103:
                                                  => x"A2",
  104:
                        OVM_REG3E
                                         => x"20",
                                        => x"44",
=> x"0D",
  105:
                        OVM_REG3F
  106:
                        OVM_PWC0
  107:
                        OVM_REG62
                                        => x"00",
                        others => x"00"
  108:
  109:
  110:
  111:
                -- Video generation
               signal red_pixel : integer := 0;
signal green_pixel : integer := 0;
  113:
  114:
               signal blue_pixel : integer := 0;
  116:
  117:
  119:
               function f(v1:integer; v2:integer) return integer is
  120:
                        begin
                        if (SMALL_FRAME = "FALSE") then
  121:
  122:
                          return v1;
  123:
                        else
                          return v2;
  124:
  125:
                        end if;
  126:
          end function;
  127:
  128:
  129:
  130:
  131:
  132:
  133:
                -- Characteristic timing constants
  134:
  135:
  136:
                constant H_ACTIVE_WIDTH : integer := f(640, 12);
               constant H_FRONTPORCH_WIDTH : integer := f(54, 2);
  137:
  138:
               constant H_SYNC_WIDTH : integer := f(16, 1);
  139:
                constant H_BACKPORCH_WIDTH : integer := f(70, 2);
  140:
               constant V_ACTIVE_WIDTH : integer := f(480, 12);
  141:
               constant V_FRONTPORCH_WIDTH : integer := f(12, 1);
constant V_SYNC_WIDTH : integer := f(4, 1);
  142:
  143:
               constant V_BACKPORCH_WIDTH : integer := f(16, 2);
  145:
  146:
 147:
  148:
               -- Derived timing constants (do not modify without reason)
  149:
  150:
                constant H ACTIVE FIRST : integer := 0;
  151:
  152:
                constant H_ACTIVE_LAST : integer := H_ACTIVE_FIRST + H_ACTIVE_WIDTH - 1;
  153:
  154:
               constant H FRONTPORCH FIRST : integer := H ACTIVE LAST + 1;
  155:
                constant H_FRONTPORCH_LAST : integer := H_FRONTPORCH_FIRST + H_FRONTPORCH_WIDTH - 1;
  156:
                constant H SYNC FIRST : integer := H FRONTPORCH LAST + 1;
  157:
               constant H_SYNC_LAST : integer := H_SYNC_FIRST + H_SYNC_WIDTH - 1;
  158:
  159:
                constant H_BACKPORCH_FIRST : integer := H_SYNC_LAST + 1;
  160:
                constant H_BACKPORCH_LAST : integer := H_BACKPORCH_FIRST + H_BACKPORCH_WIDTH - 1;
  162:
                constant H_BLANK_FIRST : integer := H_FRONTPORCH_FIRST;
  163:
                constant H_BLANK_LAST : integer := H_BACKPORCH_LAST;
  165:
                constant H_FRAME_FIRST : integer := H_ACTIVE_FIRST;
  166:
                constant H_FRAME_LAST : integer := H_BACKPORCH_LAST;
  167:
  168:
  169:
                constant V_ACTIVE_FIRST : integer := 0;
  170:
                constant V_ACTIVE_LAST : integer := V_ACTIVE_FIRST + V_ACTIVE_WIDTH - 1;
  171:
  172:
                constant V_FRONTPORCH_FIRST : integer := V_ACTIVE_LAST + 1;
  173:
                constant V_FRONTPORCH_LAST : integer := V_FRONTPORCH_FIRST + V_FRONTPORCH_WIDTH - 1;
  174:
  175:
                constant V_SYNC_FIRST : integer := V_FRONTPORCH_LAST + 1;
  176:
                constant V_SYNC_LAST : integer := V_SYNC_FIRST + V_SYNC_WIDTH - 1;
  177:
  178:
                constant V_BACKPORCH_FIRST : integer := V_SYNC_LAST + 1;
  179:
                constant V_BACKPORCH_LAST : integer := V_BACKPORCH_FIRST + V_BACKPORCH_WIDTH - 1;
  180:
                constant V_BLANK_FIRST : integer := V_FRONTPORCH_FIRST;
  181:
  182:
                constant V_BLANK_LAST : integer := V_BACKPORCH_LAST;
  183:
  184:
                constant V_FRAME_FIRST : integer := V_ACTIVE_FIRST;
  185:
                constant V_FRAME_LAST : integer := V_BACKPORCH_LAST;
  186:
  187:
  188:
                -- Video timing generation
               signal h_count : integer := 0;
signal h_active : std_logic := '1';
  189:
  190:
  191:
               signal h_sync : std_logic := '0';
  192:
  193:
                signal v_counter_enable : std_logic := '1';
               signal v_count : integer := 0;
signal v_active : std_logic := '1';
  194:
  195:
  196:
               signal v_sync : std_logic := '0';
  197:
  198:
               signal frame_counter_enable : std_logic := '1';
               signal frame_count : integer := 0;
signal frame_active : std_logic := '1';
  199:
  200:
```

```
201:
202:
203:
204:
                 signal subpixel : integer := 0;
constant RGB : string := "RGBg";
205:
206:
207:
                 constant YCrCb : string := "YRyB";
208:
209:
210:
                 -- Video output
211:
                 signal data : std_logic_vector(7 downto 0) := (others => '0');
                 --signal pclk : std_logic := '0';

--signal vsync : std_logic := '0';

--signal href : std_logic := '0';
213:
214:
216:
                 signal tristate_ctrl : std_logic := '1';
signal tristate_data : std_logic := '1';
217:
218:
219:
220: begin
221:
222:
                 xvclk <= i ovm sccb mosi.xvclk;
223:
224: --
                 xvclk_ibufg : IBUFG
225: --
                 port map (
226: --
                                       I => i ovm sccb mosi.xvclk,
227: --
                                       O => xvclk
228: --
                 );
229:
230:
231:
232:
233:
                 -- 6 MHz ->
                 --
                                                  48 MHz
234:
235:
                                                  24 MHz -- pixel clock
236:
                 --
                                                  12 MHz
237:
                                                  8 MHz
238:
239:
                 pll_reset <= ovm_reg(OVM_PLL)(3);</pre>
240:
          ovm_pll_base : PLL_BASE
241:
          generic map (
242:
              BANDWIDTH => "OPTIMIZED", -- "HIGH", "LOW" or "OPTIMIZED"
243:
              CLKFBOUT_MULT => 16, -- Multiply value for all CLKOUT clock outputs (1-64)
CLKFBOUT_PHASE => 0.0, -- Phase offset in degrees of the clock feedback output (0.0-360.0).
CLKIN_PERIOD => 166.667, -- 6 MHz -- Input clock period in ns
245:
246:
247:
               -- CLKOUTO_DIVIDE - CLKOUT5_DIVIDE: Divide amount for CLKOUT# clock output (1-128)
248:
              CLKOUTO DIVIDE => 2.
              CLKOUT1_DIVIDE => 4,
249:
250:
              CLKOUT2_DIVIDE => 8,
251:
              CLKOUT3 DIVIDE => 12.
252:
              CLKOUT4_DIVIDE => 1,
              CLKOUT5_DIVIDE => 1,
-- CLKOUT0_DUTY_CYCLE - CLKOUT5_DUTY_CYCLE: Duty cycle for CLKOUT# clock output (0.01-0.99).
253:
254:
              CLKOUTO_DUTY_CYCLE => 0.5,
256:
              CLKOUT1_DUTY_CYCLE => 0.5,
257:
              CLKOUT2 DUTY CYCLE => 0.5,
              CLKOUT3_DUTY_CYCLE => 0.5,
258:
259:
               CLKOUT4_DUTY_CYCLE => 0.5,
260:
              CLKOUT5_DUTY_CYCLE => 0.5,
261:
               -- CLKOUTO_PHASE - CLKOUT5_PHASE: Output phase relationship for CLKOUT# clock output (-360.0-360.0).
262:
              CLKOUT0_PHASE => 0.0,
CLKOUT1_PHASE => 0.0,
263:
               CLKOUT2_PHASE => 0.0,
264:
              CLKOUT3_PHASE => 0.0,
CLKOUT4_PHASE => 0.0,
265:
266:
267:
              CLKOUT5_PHASE => 0.0,
              CLK_FEEDBACK => "CLKFBOUT", -- Clock source to drive CLKFBIN ("CLKFBOUT" or "CLKOUTO")

COMPENSATION => "SYSTEM_SYNCHRONOUS", -- "SYSTEM_SYNCHRONOUS", "SOURCE_SYNCHRONOUS", "EXTERNAL"
268:
269:
              DIVCLK_DIVIDE => 1, -- Division value for all output clocks (1-52)
REF_JITTER => 0.1, -- Reference Clock Jitter in UI (0.000-0.999).
RESET_ON_LOSS_OF_LOCK => FALSE -- Must be set to FALSE
270:
271:
272:
273:
274:
              CLKFBOUT => pll_clkfb, -- 1-bit output: PLL_BASE feedback output -- CLKOUT0 - CLKOUT5: 1-bit (each) output: Clock outputs
275:
276:
              CLKOUTO => clk_48M,
277:
278:
              CLKOUT1 => clk_24M,
              CLKOUT2 => clk_12M,
CLKOUT3 => clk 8M,
279:
280:
281:
              CLKOUT4 => open,
282:
              CLKOUT5 => open,
              LOCKED => pll_lock, -- 1-bit output: PLL_BASE lock status output CLKFBIN => pll_clkfb, -- 1-bit input: Feedback clock input
283:
284:
              CLKIN => xvclk, -- 1-bit input: Clock input
RST => '0' -- 1-bit input: Reset input
285:
286:
287:
288:
289:
290:
                pll_lock_n <= not pll_lock;</pre>
291:
292:
293:
294:
295:
                 -- System reset
296:
                 -- Released synchronously when PLL locks
                 -- Reasserted asynchronously when PLL loses lock
297:
298:
                 reset_fdp : fdp
299:
                 port map (
                           c => xvclk.
```

Sat Jul 18 18:59:35 2015

./cctl/sim\_ovm.vhd

300:

```
./cctl/sim_ovm.vhd
  301:
                       d => pll_lock_n,
  302:
                       q => reset,
pre => pll_lock_n
  303:
  304:
              );
  305:
  306:
  307:
               pclk_clkout : cpt_clkout
  308: --
  309: --
               generic map (
                        CLK_DIV2 => 0
  310: --
  311: --
               port map (
                      i_clk => clk_24M,
  313: --
  314: --
                       o_clk => o_ovm_video_miso.pclk
  316:
  317:
  318: --
               process(clk_24M)
  319: --
               begin
                        if ( falling_edge(clk_24M) ) then
  320: --
                                red_pixel <= red_pixel + 1;
green_pixel <= green_pixel + 1;
blue_pixel <= blue_pixel + 1;
  321: --
  322: --
  323: --
  324: --
                       end if;
  325: --
               end process:
  326:
  327:
               process(clk_24M)
  328: --
  329: --
               begin
  330: --
  331: --
               end process;
  332:
  333:
  334:
  335: -- -----
  336: -- Video generation
  337: -- -----
  338:
  339: --
               subpixel <= (H_ACTIVE_WIDTH * v_count + h_count + (v_count mod 4)) mod 4
                  when h_active = '1' and v_active = '1'
  340: --
                       else 0;
  342:
              data <= std_logic_vector(to_unsigned(h_count mod 256, 8))</pre>
  343:
  344:
                 when h_active = '1' and v_active = '1'
else (others => '0');
  345:
  346:
  347: --
  348: --
              begin
  349: --
                       data <= conv_std_logic_vector(character'pos(RGB(subpixel+1)), 8);</pre>
  350: --
  351:
  352:
  353:
  354:
  356:
  357: -- -
  358: -- Video timing generation
  359: -- -----
  360:
               h_counter : cpt_upcounter
  361:
  362:
               363:
  364:
               port map (
        i_clk => clk_24M,
  365:
  366:
  367:
                        i_enable => '1',
i_lowest => H_FRAME_FIRST,
  368:
  369:
                        i_highest => H_FRAME_LAST,
  370:
                        i_increment => 1,
  371:
                        i clear => reset,
  372:
                        i_preset => '0',
  373:
                        o_count => h_count,
  374:
                        o_carry => open
  375:
  376:
               h_active <= '1' when reset = '0' and h_count >= H_ACTIVE_FIRST and h_count <= H_ACTIVE_LAST else '0'; h_sync <= '1' when reset = '0' and h_count >= H_SYNC_FIRST and h_count <= H_SYNC_LAST else '0';
  377:
  378:
  379:
               v counter enable <= '1' when h count = H FRAME LAST else '0';
  380:
  381:
               v_counter : cpt_upcounter
  382:
  383:
               generic map (
  384:
  385:
  386:
               port map (
  387:
                       i_clk => clk_24M,
                        i_enable => v_counter_enable,
i_lowest => V_FRAME_FIRST,
  388:
  389:
  390:
                        i_highest => V_FRAME_LAST,
  391:
                        i_increment => 1,
                        i_clear => reset,
  392:
  393:
                        i_preset => '0',
  394:
                        o count => v count,
                        o_carry => open
  395:
  396:
              );
  397:
  398:
                v_active <= '1' when reset = '0' and v_count >= V_ACTIVE_FIRST and v_count <= V_ACTIVE_LAST else '0';
  399:
                v_sync <= '1' when reset = '0' and v_count >= V_SYNC_FIRST and v_count <= V_SYNC_LAST else '0';
```

Sat Jul 18 18:59:35 2015

476:

475: end Behavioral;

```
Tue Jul 14 19:24:39 2015
./cpt_clkgen.vhd
                                                                                                    1
    2: library ieee;
     3: use ieee.std_logic_1164.all;
    5: library unisim;
    6: use unisim.vcomponents.all;
    8:
     9: entity cpt_clkgen is
   10:
                 port (
                              i_clk_24M : in std_logic;
i_reset : in std_logic;
                                                                     -- 24 MHz input
   11:
   13:
                              o_clk_72M : out std_logic;
                                                                      -- 72 MHz
                              o_reset : out std_logic;
   14:
                              o_async_reset : out std_logic;
                              o_clk_288M : out std_logic; -- 288 MHz
o_clk_288M_180 : out std_logic; --
o_mcb_drp_clk : out std_logic; -- 72 MHz
   16:
                                                                     -- 288 MHz
   17:
                                                                                -- 288 MHz
                              o_clk_144M : out std_logic; -- 144 MHz
   19:
                              o_clk_144M_90 : out std_logic; -- 144 MHz
   20:
   21:
                              o_pll_lock : out std_logic
   22:
                  );
   23: end cpt_clkgen;
   25: architecture cpt of cpt clkgen is
   26:
   27: -- constant C_MEMCLK_PERIOD
                                                    : integer := 41666;
   28:
           constant C MEMCLK PERIOD
                                                 : integer := 6944;
   29:
   30: --
             constant C_RST_ACT_LOW : integer := 0;
constant C_INPUT_CLK_TYPE : string := "DIFFERENTIAL";
constant C_CLKOUT0_DIVIDE : integer := 2;
   31: --
   32: --
             constant C_CLKOUT1_DIVIDE
constant C_CLKOUT2_DIVIDE
   33: --
                                                  : integer := 2;
   34: --
                                                 : integer := 8;
: integer := 8;
              constant C_CLKOUT3_DIVIDE
   36: -- constant C_CLKFBOUT_MULT
37: -- constant C_DIVCLK_DIVIDE
                                                 : integer := 4;
                                                : integer := 1
   39: --
           - constant C_INCLK_PERIOD
constant C_RST_ACT_LOW
                                               : integer := 2500;
: integer := 0;
   40:
           constant C_INPUT_CLK_TYPE : string := "SINGLE_ENDED";
   41:
   42:
           constant C_CLKOUTO_DIVIDE
   43:
                                                     : integer := 2;
            constant C_CLKOUT1_DIVIDE
constant C CLKOUT2 DIVIDE
                                                     : integer := 2;
   45:
                                                     : integer := 8;
           constant C_CLKOUT3_DIVIDE
                                                     : integer := 8;
   46:
            constant C_CLKFBOUT_MULT constant C DIVCLK DIVIDE
   47:
                                                     : integer := 24;
   48:
                                                     : integer := 1;
   49:
            constant C_INCLK_PERIOD
                                                     : integer := ((C_MEMCLK_PERIOD * C_CLKFBOUT_MULT) / (C_DIVCLK_DIVIDE * C_CLKOUTO_DIVIDE * 2));
   50:
   51:
   53:
   54:
           -- # of clock cycles to delay deassertion of reset. Needs to be a fairly
           -- high number not so much for metastability protection, but to give time
           -- for reset (i.e. stable clock cycles) to propagate through all state
-- machines and to all control signals (i.e. not all control signals have
-- resets, instead they rely on base state logic being reset, and the effect
   57:
   59:
           -- of that reset propagating through the logic). Need this because we may not
           -- be getting stable clock cycles while reset asserted (i.e. since reset
   60:
           -- depends on PLL/DCM lock status)
   62:
          constant RST_SYNC_NUM : integer := 25;
constant CLK_PERIOD_NS : real := (real(C_INCLK_PERIOD)) / 1000.0;
constant CLK_PERIOD_INT : integer := C_INCLK_PERIOD/1000;
   63:
    64:
   65:
   66:
   67:
                      clk_2x_0
clk_2x_180
   68:
           signal
                                               : std logic;
                                             std_logic;
   69:
           signal
                                               : std_logic;
   70:
           signal
                      o_clk_72M_bufg
                      o_clk_72M_bufg_in : std_log
o_mcb_drp_clk_bufg_in : std_logic;
                                                      : std_logic;
   71:
           signal
   72:
           signal
                      clkfbout_clkfbin : std_logic;
rst_tmp : std_logic;
i_clk_24M_ibufg : std_logic;
   73:
           signal
   74:
           signal
   75:
           signal
                                              : std_logic;
   76:
           signal
                      sys_rst
   77:
           signal
                      o_reset_sync_r : std_logic;
powerup_o_pll_locked : std_logic;
                                                   : std logic vector(RST SYNC NUM-1 downto 0);
   78:
           signal
   79:
           signal
                      syn_o_clk_72M_powerup_o_pll_locked : std_logic;
                      locked : std_logic;
bufpll_mcb_locked : std_logic;
   80:
           signal
   81:
           signal
   82:
           signal
                     o_mcb_drp_clk_sig
                                                   : std_logic;
   83:
   84:
           attribute max_fanout : string;
   85:
           attribute syn_maxfan : integer;
   86:
           attribute KEEP : string;
           attribute max_fanout of o_reset_sync_r : signal is "10";
   87:
           attribute syn_maxfan of o_reset_sync_r : signal is 10;
attribute KEEP of i_clk_24M_ibufg : signal is "TRUE";
   88:
           attribute KEEP of i_clk_24M_ibufg
   89:
   90:
   91: begin
   92:
   93:
           {\tt sys\_rst} \quad \textbf{<= not}(i\_{\tt reset}) \  \, \textbf{when} \  \, (\texttt{C\_RST\_ACT\_LOW} \  \, / \texttt{= 0}) \  \, \textbf{else} \  \, i\_{\tt reset};
   94:
           o_clk_72M <= o_clk_72M_bufg;
```

o\_pll\_lock <= bufpll\_mcb\_locked;

o\_mcb\_drp\_clk <= o\_mcb\_drp\_clk\_sig;

98: -- diff\_input\_clk : if(C\_INPUT\_CLK\_TYPE = "DIFFERENTIAL") generate

-- Differential input clock input buffers

95: 96:

97:

99: --

100: --

```
./cpt_clkgen.vhd
                                  Tue Jul 14 19:24:39 2015
            101: --
 102: --
               u\_ibufg\_i\_clk\_24M : IBUFGDS
              generic map (
 103: --
                  DIFF_TERM => TRUE
 104: --
 105: --
 106: --
                port map (
 107: --
                 I => i_clk_24M_p,
 108: --
                  IB => i_clk_24M_n,
O => i_clk_24M_ibufg
 110: --
                   );
 111: -- end generate;
 113:
        se_input_clk : if(C_INPUT_CLK_TYPE = "SINGLE_ENDED") generate
 114:
            116:
 117:
             u_ibufg_i_clk_24M : IBUFG
               port map (
    I => i_clk_24M,
    O => i_clk_24M_ibufg
 119:
 120:
 121:
 122:
                 );
 123:
         end generate;
 124:
 125:
         -- Global clock generation and distribution
 126:
 127:
 128:
 129:
           u_pll_adv : PLL_ADV
 130:
           generic map
 131:
 132:
                BANDWIDTH
                                    => "OPTIMIZED"
                                    => CLK_PERIOD_NS,
=> CLK_PERIOD_NS,
 133:
                CLKIN1_PERIOD
                CLKIN2 PERIOD
 134:
                CLKOUTO_DIVIDE
                                    => C_CLKOUTO_DIVIDE,
 135:
                                    => C_CLKOUT1_DIVIDE,
=> C_CLKOUT2_DIVIDE,
 136:
                CLKOUT1 DIVIDE
                CLKOUT2 DIVIDE
 137:
 138:
                CLKOUT3_DIVIDE
                                    => C_CLKOUT3_DIVIDE,
 139:
                CLKOUT4_DIVIDE
                                    => 1,
                CLKOUT5_DIVIDE
                                    => 1.
 140:
                CLKOUTO_PHASE
                                    => 0.000,
 141:
 142:
                CLKOUT1 PHASE
                                    => 180.000,
                CLKOUT2_PHASE
                                    => 0.000,
 143:
                CLKOUT3_PHASE
                                    => 0.000,
                                    => 0.000.
 145:
                CLKOUT4 PHASE
                                    => 0.000,
 146:
                CLKOUT5_PHASE
 147:
                CLKOUT0_DUTY_CYCLE => 0.500,
                CLKOUT1_DUTY_CYCLE => 0.500,
CLKOUT2_DUTY_CYCLE => 0.500,
 148:
 149:
                CLKOUT3_DUTY_CYCLE => 0.500,
CLKOUT4 DUTY CYCLE => 0.500,
 150:
 151:
 152:
                CLKOUT5_DUTY_CYCLE => 0.500,
 153:
                SIM_DEVICE
                                => "SPARTAN6",
=> "INTERNAL",
 154:
                COMPENSATION
                DIVCLK_DIVIDE
                                    => C_DIVCLK_DIVIDE,
                                    => C_CLKFBOUT_MULT,
=> 0.0,
 156:
                CLKFBOUT_MULT
 157:
                CLKFBOUT_PHASE
 158:
                REF_JITTER
                                    => 0.005000
 159:
               port map
 160:
                                    => clkfbout_clkfbin,
=> '1',
 162:
                  CLKFBIN
 163:
                  CLKINSEL
 164:
                  CLKIN1
                                    => i_clk_24M_ibufg,
 165:
                  CLKTN2
                                    => '0'.
                  DADDR
                                    => (others => '0'),
 166:
 167:
                  DCLK
                                    => '0',
=> '0',
 168:
                  DEN
 169:
                  DI
                                    => (others => '0'),
                                    => '0',
=> '0',
 170:
                  DWE
 171:
                  REL
 172:
                  RST
                                    => sys_rst,
 173:
                  CLKFBDCM
                                    => open,
                  CLKFBOUT
                                    => clkfbout_clkfbin,
 174:
 175:
                  CLKOUTDCM0
                                    => open,
 176:
                  CLKOUTDCM1
                                    => open,
 177:
                  CLKOUTDCM2
                                    => open,
 178:
                  CLKOUTDCM3
                                    => open,
 179:
                  CLKOUTDCM4
                                    => open,
                  CLKOUTDCM5
 180:
                                    => open,
                  CLKOUT0
                                    => clk_2x_0,
                                    => clk_2x_180,
=> o_clk_72M_bufg_in,
=> o_mcb_drp_clk_bufg_in,
 182:
                  CLKOUT1
                  CLKOUT2
 183:
 184:
                  CLKOUT3
 185:
                  CLKOUT4
                                    => open,
                  CLKOUT5
 186:
                                    => open,
 187:
                                    => open,
                  אמאמ
 188:
                                    => open,
                  LOCKED
                                    => locked
 189:
 190:
 191:
           U_BUFG_o_clk_72M : BUFG
 192:
 193:
           port map
 194:
            O => o_clk_72M_bufg,
I => o_clk_72M_bufg_in
 195:
 196:
 197:
            );
 198:
 199:
          --U\_BUFG\_CLK1 : BUFG
```

-- port map (

```
./cpt_clkgen.vhd
                                    Tue Jul 14 19:24:39 2015
                                                                                      3
  201:
         -- O => o_mcb_drp_clk_sig,
  202:
          -- I => o_mcb_drp_clk_bufg_in -- );
  203:
  204:
  205:
          U BUFG CLK1 : BUFGCE
  206:
           port map (
  207:
            O => o_mcb_drp_clk_sig,
  208:
            I => o_mcb_drp_clk_bufg_in,
  209:
            CE => locked
  210:
  211:
          process (o_mcb_drp_clk_sig, sys_rst)
  213:
             if(sys rst = '1') then
  214:
                 powerup_o_pll_locked <= '0';
             elsif (o_mcb_drp_clk_sig'event and o_mcb_drp_clk_sig = '1') then
if (bufpll_mcb_locked = '1') then
    powerup_o_pll_locked <= '1';</pre>
  216:
  217:
  219:
                 end if:
              end if;
  220:
  221:
          end process;
  222:
  223:
  224:
          process (o_clk_72M_bufg, sys_rst)
  225:
          begin
  226:
             if(sys_rst = '1') then
  227:
                 syn_o_clk_72M_powerup_o_pll_locked <= '0';
             elsif (o_clk_72M_bufg'event and o_clk_72M_bufg = '1') then
if (bufpll_mcb_locked = '1') then
  228:
  229:
                 syn_o_clk_72M_powerup_o_pll_locked <= '1';
end if;</pre>
  230:
  231:
  232:
              end if;
  233:
          end process;
  234:
  235:
          236:
          -- Reset synchronization
  237:
  238:
          -- NOTES:
  239:
               1. shut down the whole operation if the PLL hasn't yet locked (and
                   by inference, this means that external sys rst has been asserted
  240:
                   PLL deasserts LOCKED as soon as sys_rst asserted)
  241:

    asynchronously assert reset. This was we can assert reset even if
there is no clock (needed for things like 3-stating output buffers).

  242:
  243:
                   reset deassertion is synchronous.
          --

    asynchronous reset only look at o_pll_lock from PLL during power up. After
power up and o_pll_lock is asserted, the powerup_o_pll_locked will be asserted

  245:
  246:
  247:
                   forever until sys_rst is asserted again. PLL will lose lock when FPGA
  248:
                   enters suspend mode. We don't want reset to MCB get
          -- asserted in the application that needs suspend feature.
  249:
  250:
  251:
  252:
         o_async_reset <= sys_rst or not(powerup_o_pll_locked);
-- o_async_reset <= rst_tmp;</pre>
  253:
  254:
         rst_tmp <= sys_rst or not(syn_o_clk_72M_powerup_o_pll_locked);
  256:
         -- rst_tmp <= sys_rst or not(powerup_o_pll_locked);
  257:
  258: process (o_clk_72M_bufg, rst_tmp)
         begin
if (rst_tmp = '1') then
  259:
  260:
  261:
             o_reset_sync_r <= (others => '1');
  262:
           elsif (rising_edge(o_clk_72M_bufg)) then
            o_reset_sync_r <= o_reset_sync_r(RST_SYNC_NUM-2 downto 0) & '0'; -- logical left shift by one (pads with 0)
  263:
           end if;
  265:
         end process;
  266:
  267:
         o_reset
                    <= o_reset_sync_r(RST_SYNC_NUM-1);</pre>
  268:
  269:
  270: BUFPLL_MCB_INST : BUFPLL_MCB
 271: port map 272: ( IOCLK0
                          => o_clk_288M,
  273:
         IOCLK1
                          => o_clk_288M_180,
  274:
         LOCKED
                         => locked,
  275:
         GCLK
                          => o_mcb_drp_clk_sig,
  276:
         SERDESSTROBEO => o_clk_144M,
         SERDESSTROBE1 => o_clk_144M_90,
  277:
  278:
                          => clk_2x_0,
                         => clk_2x_180,
  279:
         PLLIN1
                         => bufpll_mcb_locked
  280:
         LOCK
  282:
  283: end cpt;
```

```
./cpt_iobus_i2c.vhd
                                          Tue Jul 14 19:24:39 2015
    1:
    2: library ieee;
    3: use ieee.std_logic_1164.all;
    5: library cctl;
    6: use cctl.pkg_ovm.all;
    8: library mcu;
    9: use mcu.pkg_mcu.all;
   10:
   11: library util;
   12: use util.pkg_util.all;
   13:
   14:
   15: entity cpt_iobus_i2c is
   16:
   17:
                 generic (
                           DEVICE_ID : std_logic_vector(31 downto 0);
   19:
                           DEVICE_ID_MASK : std_logic_vector(31 downto 0)
   20:
   21:
   22:
                 port (
   23:
   24:
                           i_clk : in std_logic;
   25:
                           i enable : in std logic;
   26:
   27:
                           i_iobus_mosi : in typ_mcu_iobus_mosi;
                           o_iobus_miso : out typ_mcu_iobus_miso;
   28:
   29:
   30:
                           i_scl_clk_div : in integer;
   31:
                           io_scl : inout std_logic;
io_sda : inout std_logic
   32:
   33:
   34:
   35:
   36:
   37: end cpt iobus i2c;
   39: architecture Behavioral of cpt_iobus_i2c is
   40:
   41:
   42:
   43:
                 component cpt_i2c is
   45:
                           port (
   46:
                                     i_clk : in std_logic;
i_enable : in std_logic;
   47:
   48:
   49:
   50:
                                     i_scl_clk_div : in integer;
   51:
                                     i_addr : in std_logic_vector(6 downto 0);
   53:
   54:
                                     o_rd_data : out std_logic_vector(7 downto 0);
                                     o_rd_data_strobe : out std_logic;
   56:
57:
                                     i_rd_start : in std_logic;
o_rd_done : out std_logic;
   59:
                                     i_wr_data_available : in std_logic;
                                     i_wr_data : in std_logic_vector(7 downto 0);
   60:
                                     o_wr_data_strobe : out std_logic;
   62:
                                     i_wr_start : in std_logic;
o_wr_done : out std_logic;
   63:
   64:
                                     io_i2c_scl : inout std_logic;
io_i2c_sda : inout std_logic
   65:
   66:
   67:
   68:
                           );
   69:
   70:
                  end component;
   71:
   72:
   73:
   74:
   75:
   76:
                 constant STATE_IDLE : integer := 16#00#;
                 constant STATE_WRITE : integer := 16#10#;
constant STATE_READ : integer := 16#20#;
   77:
   78:
   79:
                 constant STATE_READY : integer := 16#30#;
   80:
                 signal state : integer := STATE_IDLE;
   82:
   83:
                 signal dev_addr : std_logic_vector(6 downto 0);
signal reg_addr : std_logic_vector(7 downto 0);
   85:
                 signal reg_data : std_logic_vector(7 downto 0);
   86:
   87:
                 signal read_data : std_logic_vector(7 downto 0);
   88:
                 signal read_data_strobe : std_logic;
signal read_start : std_logic := '0'
   89:
   90:
   91:
                 signal read_done : std_logic;
   92:
   93:
                  signal write_data_available : std_logic := '0';
                 \begin{tabular}{lll} \textbf{signal} & write\_data & : & std\_logic\_vector(7 & \textbf{downto} & 0) & := & x \textbf{"55"}; \\ \end{tabular}
   94:
                  signal write_data_strobe : std_logic;
   95:
                 signal write_start : std_logic :=
signal write_done : std_logic;
   96:
   97:
```

98: 99: 100:

```
./cpt_iobus_i2c.vhd
 101: begin
  102:
  103:
  104:
  105:
  106:
  107:
                i2c : cpt_i2c
  108:
                port map (
                         i_clk => i_clk,
                         i_enable => i_enable,
i_scl_clk_div => i_scl_clk_div,
i_addr => dev_addr,
  110:
  111:
  113:
                         o_rd_data => read_data,
                         o_rd_data_strobe => read_data_strobe,
  114:
                         i_rd_start => read_start,
  116:
                         o_rd_done => read_done,
  117:
                         i_wr_data_available => write_data_available,
                         i_wr_data => write_data,
                         o_wr_data_strobe => write_data_strobe,
  119:
                         i wr start => write start,
  120:
  121:
                         o_wr_done => write_done,
                         io_i2c_scl => io_scl,
io_i2c_sda => io_sda
  122:
  123:
  124:
  125:
  126:
  127:
                process(i_clk)
  128:
                begin
                         if ( rising_edge(i_clk) and read_data_strobe = '1' ) then
  129:
  130:
  131:
  132:
                end process;
  133:
  134:
  135:
  136:
                process(i_clk)
  137:
  138:
                begin
  139:
                         if ( rising_edge(i_clk) ) then
  140:
                                  case state is
  141:
  142:
                                           when STATE IDLE+0 =>
                                                    if ( i_iobus_mosi.addr_strobe = '1' ) then
  143:
                                                             dev_addr <= "1000011"; -- OVM camera device ID
  144:
                                                             reg_addr <= i_iobus_mosi.address(7 downto 0);</pre>
  145:
  146:
                                                    end if;
  147:
                                                    if ( i_iobus_mosi.write_strobe = '1' ) then
                                                            reg_data <= i.obus_mosi.write_data(7 downto 0);
state <= STATE_WRITE;
  148:
  149:
  150:
                                                    end if;
                                                    if ( i_iobus_mosi.read_strobe = '1' ) then
  151:
                                                             state <= STATE_READ;
  153:
                                                    end if;
  154:
                                           when STATE_WRITE+0 =>
                                                    write_start <= '0';
if ( write_done = '1' ) then</pre>
  156:
  157:
  158:
                                                            state <= state + 1;
                                                    end if:
  159:
                                           when STATE_WRITE+1 =>
  160:
  161:
                                                    write_start <= '1';
  162:
                                                    write_data <= reg_addr;
                                                    write_data_available <= '1';
  163:
                                                    164:
                                                    if ( write_done = '0' ) then
  165:
  166:
  167:
                                           when STATE_WRITE+2 =>
                                                    write_start <= '0';
if ( write_data_strobe = '1' ) then</pre>
  168:
                                                    state <= state + 1;
end if;</pre>
  169:
  170:
  171:
  172:
                                           when STATE_WRITE+3 =>
  173:
                                                    write_data <= reg_data;
                                                    write_data_available <= '1';
if ( write_data_strobe = '1' ) then</pre>
  174:
                                                    __cc_uata_strobe = '1'
state <= state + 1;
end if;
  175:
  176:
  177:
  178:
                                           when STATE_WRITE+4 =>
                                                    write_data_available <= '0';
if ( write_done = '1' ) then</pre>
  179:
  180:
  181:
                                                             state <= STATE_READY;
                                                    end if:
  182:
  183:
  184:
                                           when STATE_READ+0 =>
                                                    read_start <= '0';
  185:
                                                    if ( read_done = '1' ) then
  186:
                                                            state <= state + 1;
  187:
                                                    end if;
  188:
                                           when STATE_READ+1 =>
  189:
  190:
                                                    read_start <= '1';
                                                    if ( read_done = '0' ) then
  191:
                                                    __state <= state + 1;
end if;
  192:
  193:
                                           when STATE READ+2 =>
  194:
                                                    read_start <= '0';
if ( read_done = '1' ) then
    state <= STATE_READY;
  195:
  196:
  197:
  198:
  199:
```

when STATE READY+0 =>

200:

Tue Jul 14 19:24:39 2015

```
./cpt_iobus_i2c.vhd
                                         Tue Jul 14 19:24:39 2015
                                                                                             3
 201:
                                                     o_iobus_miso.ready <= '1';
  202:
                                            state <= state + 1;
when STATE_READY+1 =>
  203:
  204:
                                                     o_iobus_miso.ready <= '0';
  205:
                                                     state <= STATE_IDLE;</pre>
  206:
  207:
                                            when others =>
                                                     state <= STATE IDLE;
  208:
                                   end case;
  210:
                          end if;
  211:
                end process;
  213:
  214:
  216:
  217:
  219:
  220:
  221:
  222:
                --o clk => o sccb mosi.scl
  223:
  224:
  225:
  226:
  227: --
                sccb_scl_gate : cpt_clk_gate
  228: --
                port map (
          i_clk => i_clk,
  229: --
                         1_CIK => 1_CIK,
i_enable => i_enable,
i_div => i_scl_div,
o_clk_pgate => scl_pgate,
o_clk_ngate => scl_ngate
  230: --
  231: --
  232: --
  233: --
  234: --
                );
  235:
  236:
  237:
  238:
  239: --
  240: --
                sccb write counter : cpt upcounter
  241: ----
                generic map (
                         INIT => 0
  242: ----
  243: ----
  244: --
                port map (
  245: --
                        i_clk => i_clk,
i_enable => scl_pgate,
  246: --
 247: --
248: --
                          i_lowest => 0,
                         i highest => 9,
  249: --
                          i_increment => 1,
 250: --
251: --
                         i_clear => sccb_done,
o_count => open,
 252: --
                         o_carry => sccb_write_done
 253: --
254: --
  255: --
 256: --
257: --
  258: --
  259: --
                 sccb_read_upcounter : cpt_upcounter
  260: ----
                generic map (
  261: ----
                         INIT => 0
  262: ----
  263: --
                port map (
  264: --
                         i_clk => i_clk,
                         i_enable => scl_pgate,
i_lowest => 0,
  265: --
  266: --
  267: --
                          i_highest => 9,
                         i_increment => 1,
i_clear => sccb_done,
  268: --
  269: --
  270: --
                          o_count => open,
                         o_carry => sccb_read_done
  271: --
  272: --
  273: --
  274: --
  275: --
  276: --
  277: ----
                process(i clk)
  278: ----
                begin
                        o_mcu_o_iobus_miso.ready <= i_mcu_i_iobus_mosi.addr_strobe;
end if;
                         if ( rising\_edge(i\_clk) ) then
  279: ----
  280: ----
  281: ----
  282: ----
                end process;
  283: --
 284: ----
285: ----
                iobus_i2c_io : cpt_iobus_i2c_io
                286: ----
                         i_start_ip <= sccb_start_ip,
i_start_addr <= sccb_start_addr,</pre>
  287: ----
  288: ----
                          i_start_write <= sccb_start_write,
  289: ----
  290: ----
                         i_start_read <= sccb_start_read,
  291: ----
  292: ----
                         io_sccb_bidir <= io_sccb_bidir,
  293: ----
                         o_sccb_mosi <= o_sccb_mosi
  294: ----
  295: ----
                )
  296:
  297:
  298: --
  299: --
  300: --
                process(i_clk)
```

```
./cpt_iobus_i2c.vhd
 301: --
 302: --
                       if ( rising_edge(i_clk) ) then
 303: --
 304: --
                                sccb_ip_start <= '0';</pre>
                                sccb_addr_start <= '0';
sccb_write_start <= '0';</pre>
 305: --
 306: --
 307: --
                                sccb_read_start <= '0';
 308: --
                                case sccb_state is
 310: --
 311: --
                                        when SCCB STATE IDLE =>
                                                if ( i_iobus_mosi.addr_strobe = '1' and (i_i_iobus_mosi.address and DEVICE_ID_MASK) = DEVICE_ID ) then
                                                         ip_addr <= SCCB_BUS_ADDR(7 downto 1) & i_i_iobus_mosi.read_strobe;
sub_addr <= i_i_iobus_mosi.address(9 downto 2);
write_data <= i_i_iobus_mosi.write_data(7 downto 0);
 313: --
 314: --
                                                         316: --
 317: --
 318: --
 319: --
                                                                 sccb_state <= SCCB_STATE_WRITE;</pre>
 320: --
                                                        end if;
                                                 end if:
 321: --
 322: --
  323: --
 324: --
                                        when SCCB STATE WRITE+0 =>
                                                if ( sccb_done = '1' ) then
 325: --
 326: --
                                                         sccb_ip_start <= '1';
                                                        sccb_state <= sccb_state + 1;
 327: --
 328: --
                                                end if;
 329: --
 330: --
                                        when SCCB STATE WRITE+1 =>
                                                if ( sccb_ip_done = '1' ) then
 331: --
 332: --
                                                    sccb_addr_start <= '1';
                                                        sccb_state <= sccb_state + 1;
 333: --
                                                end if;
 334: --
 335: --
 336: --
                                        when SCCB_STATE_WRITE+2 =>
 337: --
                                                if ( sccb_addr_done = '1' ) then
                                                       sccb_write_start <= '1';
 338: --
 339: --
                                                        sccb_state <= SCCB_STATE_IDLE;
 340: --
 341: --
                                        when SCCB_STATE_WRITE+3 =>
 342: --
 343: --
                                                if ( sccb_write_done = '1' ) then
                                                sccb_state <= SCCB_STATE_IDLE;
end if;</pre>
 344: --
 345: --
 346: --
 347: --
 348: --
                                        when SCCB_STATE_READ+0 =>
                                                if ( sccb_done = '1' ) then
 349: --
 350: --
                                                        sccb ip start <= '1';
  351: --
                                                         sccb_state <= sccb_state + 1;
 352: --
                                                 end if;
 353: --
                                        when SCCB_STATE_READ+1 =>
                                                355: --
 356: --
                                                         sccb_state <= sccb_state + 1;
 358: --
                                                 end if;
 359: --
  360: --
                                        when SCCB_STATE_READ+2 =>
                                                361: --
 362: --
  363: --
                                                         sccb_state <= sccb_state + 1;
 364: --
                                                end if;
 365: --
  366: --
                                        when SCCB_STATE_READ+3 =>
                                                367: --
 368: --
 369: --
                                                 end if:
 370: --
 371: --
                                        when others =>
 372: --
                                                sccb_state <= SCCB_STATE_IDLE;</pre>
 373: --
 374: --
                               end case;
 375: --
                       end if;
 376: --
               end process;
 377: --
 378: --
 379: --
               process(i_clk)
 380: --
               begin
 381: --
                       if \ (\ rising\_edge(i\_clk)\ )\ then
 382: --
 383: --
                                o_o_iobus_miso.read_data <= (others => '0');
 384: --
                                o_o_iobus_miso.ready <= '0';
 385: --
 386: --
                                case sccb_io_state is
 387: --
 388: --
                                        when SCCB IO STATE IDLE+0 =>
 389: --
                                                 sccb_done <= '1';
sccb_ip_done <= '0';
 390: --
 391: --
                                                 sccb_addr_done <= '0';
                                                sccb_write_done <= '0';
sccb_read_done <= '0';
if ( sccb_ip_start = '1' ) then
 392: --
 393: --
 394: --
                                                         scb_done <= '0';
sccb_write_data <= ip_addr & 'Z';
 395: --
 396: --
                                                         sccb_io_state <= SCCB_IO_STATE_WRITE;
 398: --
                                                         --sccb_io_state <= SCCB_IO_STATE_IP;
```

Tue Jul 14 19:24:39 2015

end if:

399: --

```
./cpt_iobus_i2c.vhd
                                              Tue Jul 14 19:24:39 2015
                                                                                                         5
  400: --
                                                           if ( sccb_addr_start = '1' ) then
                                                                      sccb_done <= '0';
sccb_write_data <= sub_addr & 'Z';</pre>
  401: --
  402: --
  403: --
                                                                       sccb_io_state <= SCCB_IO_STATE_WRITE;</pre>
  404: --
                                                                      --sccb_io_state <= SCCB_IO_STATE_ADDR;
  405: --
                                                            end if;
  406: --
                                                            if ( sccb_write_start = '1' ) then
    sccb_done <= '0';
    sccb_write_data <= write_data & 'Z';</pre>
  407: --
  408: --
  409: --
                                                                      sccb_io_state <= SCCB_IO_STATE_WRITE;</pre>
  410: --
                                                            end if:
  411: --
                                                            if ( sccb_read_start = '1' ) then
                                                                      sccb_done <= '0';
  412: --
                                                                      sccb_io_state <= SCCB_IO_STATE_READ;</pre>
  413: --
                                                            end if;
  415: --
  416: --
                                                  when SCCB_IO_STATE_WRITE+0 =>
     sccb_write_enable <= '1';</pre>
  417: --
  418: --
  419: --
                                                            sccb_io_state <= sccb_io_state + 1;</pre>
  420: --
  421: --
                                                 when SCCB_IO_STATE_WRITE+1 =>
   if ( sccb_write_done = '1' ) then
  422: --
  423: --
                                                                      sccb_io_state <= sccb_io_state + 1;</pre>
  424: --
                                                            io_sccb_bidir.sda <= sccb_write_data(0);
    sccb_write_data <= '0' & sccb_write_data(8 downto 1);
end if;</pre>
                                                            else
  425: --
  426: --
  427: --
  428: --
  429: --
                                                  when SCCB\_IO\_STATE\_WRITE+2 =>
                                                            o_o_iobus_miso.ready <= '1';
sccb_io_state <= SCCB_IO_STATE_DONE;
  430: --
  431: --
  432: --
  433: --
  434: --
                                                  when SCCB_IO_STATE_DONE+0 =>
                                                            sccb_ip_done <= '1';
sccb_addr_done <= '1';</pre>
  435: --
  436: --
                                                            sccb_audr_uone <= '1';
sccb_write_done <= '1';
sccb_read_done <= '1';
sccb_io_state <= SCCB_IO_STATE_IDLE;
  437: --
  438: --
  439: --
  440: --
  441: --
  442: --
  443: --
                                                  when others =>
  444: --
                                                            null;
  445: --
  446: --
447: --
                                       end case;
  448: --
  449: --
450: --
                            end if;
                 end process;
  451: --
  452:
  453:
  454:
  455:
  456:
  458:
  459:
  460:
  461:
462:
  463:
  464:
  465:
  466:
  467:
  468:
  469:
  470:
  471:
  472:
  473: end Behavioral;
```

```
1:
 2: library ieee;
 3: use ieee.std_logic_1164.all;
 5: library cctl;
 6: use cctl.pkg_ovm.all;
 8: library mcu;
 9: use mcu.pkg_mcu.all;
10:
11: library util;
12: use util.pkg_util.all;
13:
14:
15: entity cpt_iobus_sccb is
16:
17:
              generic (
                        DEVICE_ID : std_logic_vector(31 downto 0);
19:
                        DEVICE_ID_MASK : std_logic_vector(31 downto 0)
20:
21:
22:
              port (
23:
24:
                        i_clk : in std_logic;
25:
                        i enable : in std logic;
26:
27:
                        i_iobus_mosi : in typ_mcu_iobus_mosi;
                        o_iobus_miso : out typ_mcu_iobus_miso;
28:
29:
30:
                        i_scl_clk_div : in integer;
                        i_dev_addr : in std_logic_vector(6 downto 0);
31:
32:
33:
                        io_scl : inout std_logic;
                        io_sda : inout std logic
34:
35:
36:
              );
37:
38: end cpt_iobus_sccb;
39:
40: architecture Behavioral of cpt_iobus_sccb is
42:
43:
              component cpt_i2c is
45:
46:
                        port (
47:
                                  i_clk : in std_logic;
i_enable : in std_logic;
48:
49:
50:
                                  i scl clk div : in integer;
51:
53:
                                  i_addr : in std_logic_vector(6 downto 0);
54:
                                  o_rd_data : out std_logic_vector(7 downto 0);
56:
57:
                                  o_rd_data_strobe : out std_logic;
i_rd_start : in std_logic;
                                  o_rd_done : out std_logic;
59:
                                  i_wr_data_available : in std_logic;
60:
                                  i_wr_data : in std_logic_vector(7 downto 0);
62:
                                  o_wr_data_strobe : out std_logic;
i_wr_start : in std_logic;
63:
64:
                                  o_wr_done : out std_logic;
65:
                                  io_i2c_scl : inout std_logic;
io_i2c_sda : inout std_logic
66:
67:
68:
69:
                        );
70:
71:
              end component;
72:
73:
74:
75:
76:
              constant STATE_IDLE : integer := 16#00#;
              constant STATE_WRITE : integer := 16#10#;
constant STATE_READ : integer := 16#20#;
77:
78:
79:
              constant STATE_READY : integer := 16#30#;
80:
              signal state : integer := STATE_IDLE;
82:
83:
              --signal dev_addr : std_logic_vector(6 downto 0) := "0010001"; -- Read:0x42, Write:0x43, 7bit addr: 0x21
              signal reg_addr : std_logic_vector(7 downto 0);
signal reg_data : std_logic_vector(7 downto 0);
85:
86:
87:
              signal read_data : std_logic_vector(7 downto 0);
88:
              signal read_data_strobe : std_logic;
signal read_start : std_logic := '0'
89:
90:
91:
              signal read_done : std_logic;
92:
93:
              signal write_data_available : std_logic := '0';
              \label{eq:signal_write_data} \textbf{signal} \  \, \texttt{write\_data} \  \, \vdots \  \, \texttt{std\_logic\_vector}(\textit{7 downto 0}) \  \, \vdots = \  \, \texttt{x"55"};
94:
              signal write_data_strobe : std_logic;
95:
              signal write_start : std_logic :=
signal write_done : std_logic;
96:
97:
98:
```

Tue Jul 14 19:24:39 2015

./cpt\_iobus\_sccb.vhd

99: 100:

```
101: begin
102:
103:
104:
105:
106:
               i2c : cpt_i2c
107:
               port map (
                        i_clk => i_clk,
108:
                        i_enable => i_enable,
110:
                        i_scl_clk_div => i_scl_clk_div,
                        i_addr => i_dev_addr,
o_rd_data => read_data,
111:
113:
                        o_rd_data_strobe => read_data_strobe,
                        i rd start => read start,
114:
                        o_rd_done => read_done,
116:
                        i_wr_data_available => write_data_available,
117:
                        i wr data => write data,
                        o_wr_data_strobe => write_data_strobe,
119:
                        i_wr_start => write_start,
120:
                        o wr done => write done,
                        io_i2c_scl => io_scl,
io_i2c_sda => io_sda
121:
122:
123:
              );
124:
125:
126:
               process(i clk)
127:
                        if ( rising edge(i clk) and read data strobe = '1' ) then
                        . _____ougo(1_cir) and read_data_strobe = '1' ) ther o_iobus_miso.read_data <= x"000000" & read_data; end if;
128:
129:
130:
131:
               end process;
132:
133:
134:
135:
136:
               process(i_clk)
137:
               begin
138:
                        if ( rising_edge(i_clk) ) then
139:
                                  case state is
140:
141:
142:
                                                     if ( (i_iobus_mosi.address and DEVICE_ID_MASK) = (DEVICE_ID and DEVICE_ID_MASK) ) then
143:
                                                              if ( i_iobus_mosi.addr_strobe = '1' ) then
144:
                                                                       reg_addr <= i_iobus_mosi.address(9 downto 2);
145:
146:
                                                               if ( i_iobus_mosi.write_strobe = '1' ) then
147:
                                                                        reg_data <= i_iobus_mosi.write_data(7 downto 0);
148:
149:
                                                                       state <= STATE_WRITE;
                                                               end if;
150:
151:
                                                               if ( i_iobus_mosi.read_strobe = '1' ) then
                                                              _ ....usl.read_strobe
state <= STATE_READ;
end if;
152:
153:
                                                     end if;
155:
                                           when STATE_WRITE+0 =>
156:
                                                     write_start <= '0';
                                                     if ( write_done = '1' ) then
158:
                                                              state <= state + 1;
159:
160:
                                                     end if;
                                           when STATE_WRITE+1 =>
161:
                                                     write_start <= '1';
162:
163:
                                                     write_data <= reg_addr;
                                                     write_data_available <= '1';
if ( write_done = '0' ) then</pre>
164:
                                                    state <= state + 1;
end if;</pre>
165:
166:
167:
                                            when STATE_WRITE+2 =>
168:
169:
                                                     write_start <= '0';
                                                     if ( write_data_strobe = '1' ) then
     state <= state + 1;</pre>
170:
171:
                                                     end if;
172:
                                           when STATE_WRITE+3 =>
     write_data <= reg_data;</pre>
173:
174:
175:
                                                     write_data_available <= '1';</pre>
                                                     if ( write_data_strobe = '1' ) then
    state <= state + 1;</pre>
176:
177:
                                                     end if:
178:
179:
                                           when STATE WRITE+4 =>
180:
                                                     write_data_available <= '0';
                                                     if ( write_done = '1' ) then
    state <= STATE_READY;</pre>
181:
182:
                                                     end if;
183:
184:
185:
186:
187:
                                           when STATE_READ+0 =>
188:
189:
                                                     write_start <= '0';
                                                     if ( write_done = '1' ) then
190:
                                                              state <= state + 1;
191:
                                                     end if;
192:
                                           when STATE READ+1 =>
193:
                                                     write_start <= '1';
194:
195:
                                                     write_data <= reg_addr;
                                                     write_data_available <= '1';
if ( write_done = '0' ) then</pre>
196:
197:
                                                     state <= state + 1;
end if;
198:
```

Tue Jul 14 19:24:39 2015

./cpt\_iobus\_sccb.vhd

199:

```
./cpt_iobus_sccb.vhd
                                              Tue Jul 14 19:24:39 2015
                                              when STATE_READ+2 =>
  200:
                                                       201:
  202:
  203:
  204:
  205:
                                              when STATE_READ+3 =>
                                                       write_data_available <= '0';
if ( write_done = '1' ) then
    state <= state + 1;
end if;</pre>
  206:
  207:
  208:
 209:
210:
                                              when STATE_READ+4 => read_start <= '0';
                                                       if ( read_done = '1' ) then
     state <= state + 1;
end if;</pre>
 212:
213:
 215:
216:
                                              when STATE_READ+5 =>
                                                       read_start <= '1';
if ( read_done = '0' ) then
    state <= state + 1;
end if;</pre>
  218:
  219:
                                              when STATE_READ+6 =>
  220:
                                                       221:
  222:
  223:
  224:
  225:
                                              when STATE_READY+0 =>
    o_iobus_miso.ready <= '1';
    state <= state + 1;</pre>
  226:
  227:
  228:
  229:
                                              230:
  231:
                                                       state <= STATE_IDLE;
  232:
                                              when others =>
  233:
  234:
                                                       state <= STATE_IDLE;
  235:
  236:
                                    end case;
                          end if;
  237:
  238:
                 end process;
  239:
  241: end Behavioral;
```

```
./cpt_upcounter_testing.vhd
                                                         Thu Jul 16 22:05:11 2015
    2: -- util/cpt_upcounter.vhd
    4: -- Produces an integer o_count
    5: -- that increases from i_lowest to i_highest 6: -- in steps of i_increment
    7: -- when i_enable is high
    8: -- during a rising edge of i_clk
   10:
   11: library ieee;
   12: use ieee.std_logic_1164.all;
   13:
   14: --library util;
   15: --use util.pkg_util.ALL;
   16:
   17:
   18: entity cpt_upcounter_testing is
   19:
                generic (
                           INIT : integer := -1
   20:
   21:
                 );
   22:
                 port (
                           i_clk : in std_logic;
   23:
                           i_enable : in std_logic;
i_lowest : in integer;
   24:
   25:
                           i_highest : in integer;
   26:
   27:
                           i_increment : in integer;
                           i_clear : in std_logic;
i_preset : in std_logic;
   28:
   29:
                           o_count : out integer := INIT;
o_carry : out std_logic
   30:
   31:
   32:
   33: end cpt_upcounter_testing;
   34:
   35:
   36: architecture Behavioral of cpt_upcounter_testing is
   37:
   38: signal count : integer := INIT;
   39: signal lowest : integer := 0;
40: signal highest : integer := 0;
   41: signal increment : integer := 1;
   42: signal reset : std_logic := '1';
43: signal carry : std_logic := '0';
   45: begin
   46:
                 o_count <= count;
o_carry <= carry;
   47:
   48:
   49:
   50:
   51:
                 process(i_clk)
                 begin
   53:
                           --if ( rising_edge(i_clk) and i_enable = '1' ) then if ( rising_edge(i_clk) and (reset = '1' or i_enable = '1') ) then
   54:
                                     reset <= '0';
if ( lowest /= i_lowest ) then
   56:
                                              lowest <= i_lowest;
reset <= '1';</pre>
   57:
                                     end if;
   59:
                                     if ( highest /= i_highest ) then
   60:
                                     reset <= i_;
reset <= '1';
end if;
;;</pre>
                                               highest <= i_highest;
   62:
   63:
                                     if ( increment /= i_increment ) then
                                              increment <= i_increment;
reset <= '1';</pre>
   65:
   66:
   67:
                                     end if;
                           end if;
   68:
   69:
                 end process;
   70:
   71:
   72:
                 process(i_clk, i_clear, i_preset)
   73:
                           if ( i_clear = '1' ) then
   74:
                                     count <= lowest;
                           carry <= '0';
elsif ( i_preset = '1' ) then
  count <= highest;</pre>
   76:
   77:
   78:
   79:
                                     --carry <= '1';
                                                                   -- omitted for now
                           elsif ( rising_edge(i_clk) and i_enable = '1' ) then
   80:
                                     if ( reset = '1' ) then
                                              count <= lowest;
   82:
                                     carry <= '0';
elsif ( count >= highest ) then
   83:
   85:
                                               count <= lowest;
                                               carry <= not carry;
   86:
   87:
   88:
                                               count <= count + increment;</pre>
                                     end if;
   89:
                           end if;
   90:
   91:
                  end process;
```

93: end Behavioral;

94: 95:

```
./fast_uart/cpt_fast_uart_rx.vhd
                                                                  Sun Jul 26 13:51:39 2015
    2: library ieee;
3: use ieee.std_logic_1164.all;
    4: use ieee.std_logic_arith.all;
    5: use ieee.std_logic_unsigned.all;
   10: library mcu;
   11: use mcu.pkg_mcu.all;
   13:
   14: --library fifo;
   15: --use fifo.pkg_fifo_parameters.all;
   16: --use fifo.pkg_fifo.all;
   17:
   19: library fast uart;
   20: use fast_uart.pkg_fast_uart.all;
   21:
   22:
   23: entity cpt fast uart rx is
   25:
                 generic (
                            DEVICE_ID : std_logic_vector(31 downto 0);
   26:
   27:
                            DEVICE_ID_MASK : std_logic_vector(31 downto 0)
   28:
   29:
   30:
                 port (
   31:
                             clk : in std_logic;
   32:
                             reset : in std_logic;
enable : in std_logic;
   33:
   34:
   35:
   36:
                            baud div : in integer;
   37:
   38:
                            i_mcu_iobus_mosi : in typ_mcu_iobus_mosi;
   39:
                            o_mcu_iobus_miso : out typ_mcu_iobus_miso;
   40:
                            empty : out std_logic;
full : out std_logic;
   42:
   43:
                            rxd : in std_logic
                 );
   45:
   46:
   47: end cpt_fast_uart_rx;
   48:
   49: architecture cpt of cpt_fast_uart_rx is
   51:
   52:
                 component cpt_uart_rx_fifo is
   53:
                         port (
   54:
                                      CLK
                                                                      : in std logic;
                                                                      : out std_logic;
                                      WR_ACK
   56:
57:
                                      VALID
                                                                                                           : out std_logic;
                                                                      : in std_logic;
                                      RST
                                      WR_EN
                                                                                                 : in std_logic;
   59:
                                      RD_EN
                                                                      : in std_logic;
                                                                      : in std_logic_vector(8-1 downto 0);
   60:
                                      DOUT
                                                                      : out std_logic_vector(8-1 downto 0);
   62:
                                      FULT.
                                                                      : out std_logic;
: out std_logic
   63:
                                      EMPTY
                           );
   65:
                  end component;
   66:
   67:
                  signal fifo_wen : std_logic := '0';
signal fifo_ren : std_logic := '0';
   68:
   69:
   70:
                  signal fifo_in : std_logic_vector(7 downto 0) := (others => '0');
                  signal fifo_out : std_logic_vector(7 downto 0);
signal fifo_word_in : std_logic_vector(15 downto 0) := (others => '0');
   71:
   72:
   73:
                  signal fifo_word_out : std_logic_vector(15 downto 0);
                  signal fifo_ack : std_logic;
signal fifo_ack_del : std_logic;
   74:
   75:
                 signal fifo_ack_del : std_logic;
signal fifo_ack_del2 : std_logic;
signal fifo_ack_del3 : std_logic;
signal fifo_valid : std_logic;
signal fifo_full : std_logic;
signal fifo_empty : std_logic;
   76:
   77:
   78:
   79:
   80:
   82:
   83:
   85:
                  constant RX_LINE_IDLE : std_logic := '1';
   86:
                  constant START_BIT : std_logic := not RX_LINE_IDLE;
constant STOP_BIT : std_logic := RX_LINE_IDLE;
   87:
   88:
   89:
   90:
                  signal ref : std_logic;
   91:
                  signal rxd_lpf : std_logic;
signal last_rxd : std_logic;
   92:
   93:
                  constant STAGE RESET : integer := 0;
   94:
                  constant STAGE_IDLE : integer := 1;
   95:
   96:
                  constant STAGE_HOLDOFF : integer := 2;
   97:
                  constant STAGE_RX : integer := 10;
```

99: 100: signal state : integer range 0 to 15;
signal count : integer;

```
Sun Jul 26 13:51:39 2015
./fast_uart/cpt_fast_uart_rx.vhd
                                                                                                               2
 101:
  102:
                signal bitpoint : std_logic_vector(10 downto 0) := "00000000001";
  103:
  104:
                signal dbnc_count : integer;
  105:
  106:
                signal rx_in : std_logic;
  107:
                signal rx_buf : std_logic_vector(9 downto 0);
                signal rx_byte : std_logic_vector(7 downto 0);
signal rx_en : std_logic;
  108:
  110:
                signal rx_we : std_logic;
  111:
                signal clk_en : std_logic;
 113:
                signal is_start_bit : std_logic;
signal is_stop_bit : std_logic;
  114:
  116:
  117:
  118:
                signal bcount : integer;
  119:
  120: begin
  121:
 122:
  123:
  124:
                rx_fifo : cpt_uart_rx_fifo
  125:
           port map (
                   CLK
  126:
                                                => clk,
  127:
                   RST
                                                => reset,
                   WR EN
                                                                                => fifo wen.
  128:
                                                => fifo_ren,
  129:
                   RD_EN
  130:
                   DIN
                                                => fifo_in,
=> fifo_out,
                   DOUT
  131:
                                                => fifo_ack,
  132:
                   WR_ACK
  133:
                   VALID
                                               => fifo_valid,
                   FULL
                                                => fifo full.
  134:
  135:
                                                => fifo_empty
                   EMPTY
  136:
                );
  137:
  138:
  139:
                fifo_ren <= i_mcu_iobus_mosi.read_strobe when ( (i_mcu_iobus_mosi.address and DEVICE_ID_MASK) = (DEVICE_ID and DEVICE_ID_MASK) ) else '0';
  140:
  141:
  142:
                fifo_in <= rx_byte;
  143:
  144:
                o_mcu_iobus_miso.read_data <= x"000000" & fifo_out;
  145:
  146:
                fifo_wen <= rx_we;
  147:
                empty <= fifo empty;
  148:
  149:
  150:
                o_mcu_iobus_miso.ready <= fifo_valid;
  151:
  152:
  153:
                rx_byte <= rx_buf(rx_buf'left-1 downto 1);</pre>
  154:
  156:
                is_start_bit <= '1' when bitpoint(9) = '1' else '0';</pre>
  157:
  158:
                is_stop_bit <= '1' when bitpoint(0) = '1' else '0';</pre>
  159:
  160:
                -- Baud rate clk_en generator
  162:
                process (clk)
  163:
                        begin
  164:
                                  if ( rising_edge(clk) ) then
                                          if ( rx_en /= '1' ) then
    bcount <= 0;</pre>
  165:
  166:
  167:
                                                    clk_en <= '0';
                                           elsif (bcount = 0)then
    bcount <= baud_div;</pre>
  168:
  169:
  170:
                                                    clk_en <= '1';
  171:
                                           else
  172:
                                                    bcount <= bcount - 1;
  173:
                                                    clk_en <= '0';
                                 end if;
end if;
  174:
  175:
  176:
                end process;
  177:
  178:
  179:
  180:
  181:
                process(clk)
  182:
                begin
                         if ( falling_edge(clk) ) then
    if ( reset /= '0' ) then
  183:
  184:
  185:
                                          dbnc_count <= 0;
                                  elsif ( rx in = last rxd ) then
  186:
  187:
                                           if ( dbnc_count = 0 ) then
  188:
                                                   rxd_lpf <= rx_in;</pre>
  189:
                                           else
  190:
                                                    dbnc_count <= dbnc_count - 1;
  191:
                                           end if;
  192:
                                  else
  193:
                                           last_rxd <= rx_in;</pre>
  194:
                                           dbnc_count <= 0;
                                  end if;
  195:
                         end if;
  196:
  197:
                end process;
  198:
  199:
```

process(clk)

```
./fast_uart/cpt_fast_uart_rx.vhd
                                                                      Sun Jul 26 13:51:39 2015
                                                                                                                                    3
  201:
                 begin
  202:
  203:
                             if ( falling_edge(clk) ) then
   if ( reset /= '0' ) then
        rx_buf <= (others =>RX_LINE_IDLE);
        rx_en <= '0';
        rx_we <= '0';</pre>
  204:
  205:
  206:
  207:
  208:
                                                    state <= STAGE_RESET;
  210:
                                         else
  211:
                                                    case state is
                                                              when STAGE_RESET =>
    rx_buf <= (others => RX_LINE_IDLE);
    rx_en <= '0';
    rx_we <= '0';</pre>
  213:
  214:
  216:
  217:
                                                                         state <= STAGE_IDLE;
  219:
                                                              when STAGE IDLE =>
  220:
                                                                         rx_buf <= (others => RX_LINE_IDLE);
                                                                         rx_en <= '0';
rx_we <= '0';
  221:
  222:
                                                                         bitpoint <= "0000000001";
  223:
                                                                         if ( rxd_lpf = START_BIT ) then
    rx_we <= '0';</pre>
  224:
                                                                                                                                        -- Wait for a start bit
  225:
                                                                                   bitpoint <= "10000000000";
state <= STAGE_HOLDOFF;
count <= 0;</pre>
  226:
  227:
  228:
  229:
                                                                         end if;
  230:
                                                              when STAGE HOLDOFF =>
  231:
  232:
                                                                         if ( count = 0 and rxd_lpf = START_BIT ) then
                                                                                   rx_en <= '1';
state <= STAGE_RX;
  233:
  234:
  235:
                                                                         elsif ( count = 0 and rxd_lpf /= START_BIT ) then
  236:
                                                                                   state <= STAGE_IDLE;
  237:
                                                                         else
                                                                         count <= count - 1;
end if;</pre>
  239:
  240:
                                                               -- Shift bits in
  242:
                                                              when STAGE_RX =>
                                                                         if ( bitpoint(0) = '1' ) then
  243:
  244:
                                                                                    state <= STAGE_IDLE;
rx_en <= '0';
  245:
                                                                                      - Write rx byte only if a stop bit was seen
  246:
                                                                                    if ( rx_buf(rx_buf'left) = STOP_BIT ) then
    rx_we <= '1';
end if;</pre>
  247:
  248:
  249:
                                                                         elsif ( clk_en = '1' ) then
    rx_buf <= rxd_lpf & rx_buf(rx_buf'left downto 1);
    bitpoint <= bitpoint(0) & bitpoint(10 downto 1);</pre>
  250:
  251:
  252:
  253:
                                                                         end if;
  254:
                                                              when others =>
  256:
257:
                                                                         state <= STAGE_IDLE;</pre>
                             end case;
end if;
end if;
cess:
  258:
  259:
  260:
                    end process;
  262:
  263:
  264: end cpt;
```

```
./fast_uart/cpt_fast_uart_tx.vhd
                                                          Tue Jul 14 19:24:39 2015
    2: library ieee;
    3: use ieee.std_logic_1164.all;
    4: use ieee.std_logic_arith.all;
   5: use ieee.std_logic_unsigned.all;
6: use ieee.numeric_std.all;
   7: use ieee.math real.all;
   8:
  10:
  11: library mcu;
   12: use mcu.pkg_mcu.all;
  13:
  14:
   15: entity cpt_fast_uart_tx is
  16:
  17:
                generic (
                        DEVICE_ID : std_logic_vector(31 downto 0);
  19:
                        DEVICE_ID_MASK : std_logic_vector(31 downto 0)
   20:
   21:
  22:
               port (
   23:
   24:
                        clk : in std_logic;
  25:
                        reset : in std_logic;
enable : in std_logic;
   26:
   27:
                        baud div : in integer;
  28:
   29:
   30:
                        i_mcu_iobus_mosi : in typ_mcu_iobus_mosi;
                        o_mcu_iobus_miso : out typ_mcu_iobus_miso;
   31:
   32:
                        empty : out std_logic;
full : out std_logic;
   33:
   34:
   35:
   36:
                        txd : out std logic
   37:
  39: end cpt_fast_uart_tx;
  40:
  41:
  42: architecture Behavioral of cpt_fast_uart_tx is
  43:
   45:
                COMPONENT cpt_uart_tx_fifo
  46:
                  PORT (
   47:
                         clk : IN STD_LOGIC;
   48:
                         rst : IN STD LOGIC;
                         din : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
   49:
                         wr_en : IN STD_LOGIC;
rd_en : IN STD_LOGIC;
   50:
   51:
   52:
                         dout : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
   53:
                         full : OUT STD_LOGIC;
   54:
                         wr ack : OUT STD LOGIC;
                         empty : OUT STD_LOGIC;
                         valid : OUT STD_LOGIC
   56:
   57:
   58:
                END COMPONENT;
   59:
  60:
               signal clk_en : std_logic;
   62:
   63:
                signal newbyte : std_logic;
   64:
                signal newbyte_del : std_logic;
   65:
   66:
               signal outbuf : std_logic_vector(9 downto 0) := "1111111111";
   67:
               signal outval : std_logic_vector(7 downto 0);
   68:
   69:
   70:
                signal bitpoint : std_logic_vector(7 downto 0) := "00000000";
   71:
   72:
                --signal count : integer range 0 to 2**16-1;
   73:
                signal count : integer;
   74:
   75:
               signal fcount : integer range 0 to 15 := 0;
```

signal fcount\_max : integer range 0 to 15 := 0;

signal write\_data : std\_logic\_vector(31 downto 0);

signal fifo\_in: std\_logic\_vector(7 downto 0) := (others => '0');
signal fifo\_out : std\_logic\_vector(7 downto 0);

signal read\_state : std\_logic\_vector(3 downto 0) := (others => '0');

=> clk.

signal fifo\_wen : std\_logic := '0';
signal fifo\_ren : std\_logic := '0';

signal fifo\_ack : std\_logic;

signal fifo\_full : std\_logic;
signal fifo\_empty : std\_logic;

signal fifo\_valid : std\_logic;

signal write\_strobe : std\_logic;

tx\_fifo : cpt\_uart\_tx\_fifo

76:

77: 78:

79:

80: 81:

82:

83: 84: 85:

86: 87: 88:

89: 90:

91: 92: 93:

94: 95: **begin** 96: 97: 98:

99:

100:

port map (

CLK

```
Tue Jul 14 19:24:39 2015
./fast_uart/cpt_fast_uart_tx.vhd
 101:
                 RST
                                             => reset,
 102:
                  WR EN
                                                                            => fifo wen,
                                              => fifo_ren,
 103:
                  RD_EN
 104:
                  DIN
                                              => fifo_in,
 105:
                  DOUT
                                              => fifo_out,
                                              => fifo_ack,
 106:
                  WR_ACK
 107:
                  VALID
                                             => fifo_valid,
                                              => fifo_full,
=> fifo_empty
 108:
                  FULL
 109:
                  EMPTY
               );
 110:
 111:
 113:
 114:
               write_data <= i_mcu_iobus_mosi.write_data;</pre>
 116:
 117:
               write strobe <= i mcu iobus mosi.write strobe;
 119:
               fifo in <= write data(7 downto 0);
 120:
 121:
               fifo_wen <= write_strobe when ( (i_mcu_iobus_mosi.address and DEVICE_ID_MASK) = (DEVICE_ID and DEVICE_ID_MASK) ) else '0';
 122:
 123:
 124:
               fifo_ren <= read_state(2);
 125:
 126:
               o_mcu_iobus_miso.ready <= fifo_ack;
 127:
               full <= fifo full;
 128:
 129:
 130:
               empty <= fifo_empty;</pre>
 131:
 132:
 133:
               -- Baud rate clk en generator
 134:
 135:
               process (clk)
 136:
                       begin
                                if ( enable /= '1' ) then
 137:
 138:
                                                 count <= 0;
 139:
                                                 clk en <= '0';
                                elsif ( rising_edge(clk) ) then
 140:
 141:
 142:
                                   if (count = 0)then
                                                 count <= baud_div;
 143:
 144:
                                                 clk_en <= '1';
 145:
                                        else
                                count <= count
    clk_en <= '0';
end if;
end if;</pre>
 146:
                                                 count <= count - 1;
 147:
 148:
 149:
 150:
               end process;
 151:
 152:
 153:
 154:
               process(clk)
               begin
                        if ( enable /= '1' ) then
 156:
                                        outbuf <= (others => '0');
 157:
 158:
                                        outval <= (others => '0');
 159:
                        elsif ( falling_edge(clk)) then
 160:
                                if ( read_state(2) = '1' ) then
                                        outbuf <= '1' & fifo_out & '0';
outval <= fifo_out;</pre>
 162:
 163:
                                elsif ( clk_en = '1' ) then
    outbuf <= '1' & outbuf(9 downto 1);
end if;</pre>
 164:
 165:
 166:
 167:
                        end if;
 168:
               end process;
 169:
 170:
               process(clk)
 171:
 172:
               begin
 173:
                       if ( enable /= '1' ) then
                       read_state <= (others => '0');
elsif ( falling_edge(clk) ) then
 174:
 175:
 176:
                                177:
 178:
                                read_state <= '0' & read_state(3 downto 1);
end if;</pre>
 179:
 180:
 181:
 182:
                        end if:
               end process;
 183:
 184:
 185:
 186:
 187:
               process(clk)
 188:
               begin
                        if ( enable /= '1' ) then
 189:
 190:
                                        newbyte <= '0';
 191:
                        elsif ( falling_edge(clk) ) then
 192:
 193:
                                if (clk_en = '1') then
                                newbyte <= '0';
elsif ( read_state(3) = '1' ) then</pre>
 194:
 195:
 196:
                                        newbyte <= '1';
                                end if;
 197:
                       end if;
 198:
 199:
               end process;
 200:
```

```
201:
          process(clk)
          begin

if ( rising_edge(clk) ) then
          202:
 203:
 204:
 205:
 206:
 207:
208:
 209:
 210:
211:
          process(clk)
begin
                213:
214:
 216:
217:
                      if (clk_en /= '1') then
                bitpoint <= newbyte_del & bitpoint(7 downto 1);
end if;
end if;</pre>
 219:
220:
 221:
 222:
 223:
          end process;
 224:
 225:
 226:
 227:
          {\tt process}({\tt clk})
          begin
 228:
                229:
 230:
 231:
 232:
 233:
                      if (clk_en /= '1') then
                      txd <= outbuf(0);
end if;
.</pre>
 235:
 236:
237:
 238:
 239:
           end process;
 240:
 242: end Behavioral;
```

```
2: library ieee;
3: use ieee.std_logic_1164.all;
 4:
5: library mcu;
6: use mcu.pkg_mcu.all;
 8:
 9: library fast_uart;
10:
11: package pkg_fast_uart is
13:
              component cpt_fast_uart_tx is
14:
                                  DEVICE_ID : std_logic_vector(31 downto 0);
DEVICE_ID_MASK : std_logic_vector(31 downto 0)
16:
17:
19:
20:
21:
                        port (
22:
                                   clk : in std_logic;
23:
                                  reset : in std_logic;
enable : in std_logic;
24:
25:
26:
                                   baud_div : in integer range 0 to 2**16-1;
27:
28:
29:
30:
                        i_mcu_iobus_mosi : in typ_mcu_iobus_mosi;
31:
                        o_mcu_iobus_miso : out typ_mcu_iobus_miso;
32:
                                  empty : out std_logic;
full : out std_logic;
33:
34:
35:
                                  txd : out std_logic
36:
37:
                         );
38:
39:
              end component;
40:
41:
42:
43:
45:
46:
47:
              component cpt_fast_uart_rx is
48:
49:
                        generic (
                                  DEVICE_ID : std_logic_vector(31 downto 0);
DEVICE_ID_MASK : std_logic_vector(31 downto 0)
50:
51:
                         );
53:
54:
                        port (
                                    clk : in std_logic;
reset : in std_logic;
enable : in std_logic;
56:
57:
59:
60:
                                    baud_div : in integer range 0 to 2**16-1;
62:
63:
                         i_mcu_iobus_mosi : in typ_mcu_iobus_mosi;
64:
                         o_mcu_iobus_miso : out typ_mcu_iobus_miso;
65:
66:
                                  full : out std_logic;
67:
                                   empty : out std_logic;
68:
69:
                                   rxd : in std_logic
70:
                        );
71:
72:
              end component;
73:
74:
75:
76:
77: end pkg_fast_uart;
```

```
2: -- LED multiplexer/driver
 4: -- There are 7 user LEDs on-board.
 5: -- These LEDs are driven one at a time using three LED address lines from the FPGA through a 3-to-8 line demultiplexer IC.
6: -- LED N (1<=N<=7) is enabled when the 3-bit LED address from the FPGA is equal to N.
 7: -- When the LED address is 0, no LED is illuminated.
 8: -- The LED switching frequency is equal to the frequency of i_clk divided by i_led_clk_div.
10:
11: library ieee;
12: use ieee.std_logic_1164.all;
13: use ieee.std_logic_arith.all;
14:
15: library util;
16: use util.pkg_util.all;
17:
18: library leds;
19: use leds.pkg_leds.all;
20:
21:
22: entity cpt_leds is
23:
24:
                       i clk : in std_logic;
25:
                       i_leds : in std_logic_vector(7 downto 1);
i_led_clk_div : in integer;
i_led_latch_div : in integer;
o_led_addr : out std_logic_vector(2 downto 0)
26:
27:
28:
29:
30:
             );
31:
32: end cpt_leds;
33:
34:
35: architecture Behavioral of cpt_leds is
36:
              signal leds : std_logic_vector(7 downto 1);
37:
              signal led_count : integer range 0 to 7 := 1;
signal clk_pgate : std_logic := '0';
38:
39:
              signal latch_pgate : std_logic := '0';
40:
42: begin
43:
              led_clk_gate : cpt_clk_gate
45:
46:
             port map (
                       i_clk => i_clk,
47:
48:
                        i enable => '1'
                        i_div => i_led_clk_div,
49:
                       o_clk_pgate => clk_pgate,
o_clk_ngate => open
50:
51:
52:
53:
54:
             led_latch_gate : cpt_clk_gate
55:
             port map (
56:
57:
                        i_clk => i_clk,
                        i enable => '1'
58:
                        i_div => i_led_latch_div,
                       o_clk_pgate => latch_pgate,
o_clk_ngate => open
59:
60:
62:
63:
              process(i clk)
64:
              begin
                       if ( rising_edge(i_clk) and latch_pgate = '1' ) then
    leds <= i_leds;</pre>
65:
66:
67:
                       end if;
68:
              end process;
69:
70:
             o_led_addr <= conv_std_logic_vector(led_count, 3) when leds(led_count) = '1' else "000";
71:
72:
73:
              led_counter : cpt_upcounter
              74:
75:
76:
77:
              port map (
78:
                       i_clk => i_clk,
                       i_enable => clk_pgate,
i clear => '0',
79:
80:
                        i_preset => '0'
82:
                        i_increment => 1,
                        i lowest => 1,
83:
84:
                        i_highest => 7,
85:
                        o_count => led_count,
                       o_carry => open
86:
87:
              );
88:
90: end Behavioral;
91:
```

```
2: library ieee;
3: use ieee.std_logic_1164.all;
 4:
 5: library leds; 6:
 7: package pkg_leds is
 8:
                   component cpt_leds is
    port (
10:
                                                 i_clk : in std_logic;
i_leds : in std_logic_vector(7 downto 1);
i_led_clk_div : in integer;
i_led_latch_div : in integer;
o_led_addr : out std_logic_vector(2 downto 0)
11:
13:
14:
15:
16:
17:
18:
                                 );
                   end component;
19:
20: end pkg_leds;
21:
22:
22:
23: package body pkg_leds is
24: end pkg_leds;
```

```
2: library ieee;
  3: use ieee.std_logic_1164.all;
  4:
 5: library mctl;
  6: use mctl.pkg_mctl.all;
 8: entity cpt_mctl_wrapper is
10:
             generic (
                       INCLUDE_MCTL_CHIPSCOPE : string := "TRUE";
11:
                                           : integer := 6944; -- 144 MHz
: string := "TRUE";
                       C3_MEMCLK_PERIOD
13:
                       C3_CALIB_SOFT_IP
                                                 : string := "FALSE"
 14:
                      C3 SIMULATION
             );
 16:
 17:
             port (
 18:
                      mcb3_rzq : inout std_logic;
 19:
 20:
 21:
                       c3_sys_clk : in std_logic;
                       c3_sys_rst_i : in std_logic;
c3_calib_done : out std_logic;
 22:
 23:
                      c3_c1k0 : out std_logic;
c3_rst0 : out std_logic;
 24:
 25:
 26:
 27:
                                clk 108
                                                 : out std logic;
 28:
                                                 : out std_logic;
 29:
                                clk_108_n
 30:
                       ram_bidir : inout typ_mctl_ram_bidir;
 31:
                      ram_mosi : out typ_mctl_ram_mosi;
 32:
 33:
                      mport0 miso : in typ mctl mport miso;
 34:
                      mport0_mosi : out typ_mctl_mport_mosi;
 35:
 36:
                      mport1 miso : in typ mctl mport miso;
 37:
 38:
                      mport1_mosi : out typ_mct1_mport_mosi;
 39:
 40:
                      mport2 miso : in typ mctl mport miso;
                      mport2_mosi : out typ_mctl_mport_mosi;
 41:
 42:
                       mport3_miso : in typ_mctl_mport_miso;
 43:
                      mport3_mosi : out typ_mctl_mport_mosi
 45:
             );
 46:
 47: end cpt_mctl_wrapper;
 48:
 49:
50: architecture arc of cpt_mctl_wrapper is
51:
 52: begin
54:
 56:
             mctl : cpt_mctl
 57:
             generic map (
 59:
                       INCLUDE_MCTL_CHIPSCOPE => INCLUDE_MCTL_CHIPSCOPE,
 60:
                       C3 P0 MASK SIZE => 4,
                       C3_P0_DATA_PORT_SIZE => 32,
 62:
                       C3_P1_MASK_SIZE => 4,
C3_P1_DATA_PORT_SIZE => 32,
 63:
 64:
                       C3_MEMCLK_PERIOD => C3_MEMCLK_PERIOD,
                       C3_RST_ACT_LOW => 0,
C3_INPUT_CLK_TYPE => "SINGLE_ENDED"
 65:
 66:
 67:
                       C3_CALIB_SOFT_IP => C3_CALIB_SOFT_IP,
                       C3_SIMULATION => C3_SIMULATION,
 68:
                       DEBUG_EN => 0,
 69:
 70:
                       C3_MEM_ADDR_ORDER => "ROW_BANK_COLUMN",
                       C3_NUM_DQ_PINS => 16,
C3_MEM_ADDR_WIDTH => 13,
 71:
 72:
 73:
                       C3_MEM_BANKADDR_WIDTH => 2
             )
 74:
 75:
 76:
             port map (
 77:
 78:
 79:
                      mcb3_dram_dq
                                                  ram_bidir.dq,
                                                  ram_bidir.dqs,
ram_bidir.udqs,
 80:
                       mcb3 dram dgs
                                           =>
 81:
                      mcb3_dram_udqs =>
82:
                       mcb3 dram a
                                                  ram mosi.a,
 83:
 84:
                       mcb3_dram_ba
                                                  ram_mosi.ba,
85:
                       mcb3_dram_ras_n
                                           =>
                                                  ram_mosi.ras_n,
                                                  ram_mosi.cas_n,
 86:
                       mcb3 dram cas n
                                           =>
 87:
                       mcb3_dram_we_n
                                                  ram_mosi.we_n,
88:
                       mcb3 dram cke
                                           =>
                                                  ram mosi.cke.
 89:
                       mcb3 dram ck
                                                  ram mosi.ck,
                                           =>
 90:
                       mcb3_dram_ck_n
                                                  ram_mosi.ck_n,
91:
                      mcb3_dram_udm =>
                                                  ram mosi.udm.
                      mcb3_dram_dm =>
 92:
                                               ram mosi.dm,
 93:
94:
 95:
                      c3_sys_clk => c3_sys_clk,
 96:
                      c3_sys_rst_i => c3_sys_rst_i,
97:
 98:
                       c3\_c1k0 => c3\_c1k0,
99:
                       c3_rst0 => c3_rst0,
100:
```

109: 110:  $c3_p0_cmd_clk$ 111: c3 p0 cmd en c3\_p0\_cmd\_instr 113: c3\_p0\_cmd\_bl c3 p0 cmd byte addr 114: c3\_p0\_cmd\_empty 116:  $c3_p0_cmd_full$ 117: c3 p0 wr clk c3\_p0\_wr\_en 119:  $c3_p0_wr_mask$ 120: c3 p0 wr data 121: c3\_p0\_wr\_full 122: c3\_p0\_wr\_empty 123: c3 p0 wr count 124: c3\_p0\_wr\_underrun 125: c3 p0 wr error 126: c3 p0 rd clk 127: c3\_p0\_rd\_en 128: c3\_p0\_rd\_data 129: c3\_p0\_rd\_full 130: c3\_p0\_rd\_empty 131: c3 p0 rd count 132: c3\_p0\_rd\_overflow 133: c3\_p0\_rd\_error 134: c3 p1 cmd clk 135: c3\_p1\_cmd\_en 136: c3\_p1\_cmd\_instr c3 p1 cmd bl 137: 138: c3\_p1\_cmd\_byte\_addr 139: c3\_p1\_cmd\_empty 140: c3 p1 cmd full 141: c3\_p1\_wr\_clk 142: c3\_p1\_wr\_en c3\_p1\_wr\_mask 143: 144: c3\_p1\_wr\_data 145: c3\_p1\_wr\_full 146: c3\_p1\_wr\_empty 147: c3\_p1\_wr\_count 148: c3\_p1\_wr\_underrun 149: c3\_p1\_wr\_error c3\_p1\_rd\_clk 150: 151: c3 p1 rd en 152: c3\_p1\_rd\_data 153: c3\_p1\_rd\_full 154: c3 p1 rd empty 155: c3\_p1\_rd\_count 156: c3\_p1\_rd\_overflow 157: c3 p1 rd error 158:  $c3_p2_cmd_clk$ 159: c3\_p2\_cmd\_en 160: c3 p2 cmd instr 161: c3\_p2\_cmd\_bl 162: c3\_p2\_cmd\_byte\_addr 163: c3 p2 cmd empty 164:  $c3\_p2\_cmd\_full$ 165:  $c3\_p2\_wr\_clk$ c3\_p2\_wr\_en 166: 167: c3\_p2\_wr\_mask

c3\_p2\_wr\_data c3\_p2\_wr\_full

c3\_p2\_wr\_empty

c3\_p2\_wr\_error

c3\_p2\_rd\_clk

c3\_p2\_rd\_data

c3 p2 rd full

c3\_p2\_rd\_empty

c3\_p2\_rd\_count

c3\_p2\_rd\_error

c3\_p3\_cmd\_instr

c3\_p3\_cmd\_empty

c3\_p3\_cmd\_full

c3 p3 wr clk

c3\_p3\_wr\_en

c3\_p3\_wr\_mask

c3 p3 wr data

c3\_p3\_wr\_full

c3\_p3\_wr\_empty

c3 p3 wr count

c3 p3 wr error

c3 p3 rd clk

c3 p3 rd data

c3\_p3\_rd\_en

c3\_p3\_wr\_underrun

c3 p3 cmd byte addr

 $\texttt{c3\_p3\_cmd\_clk}$ 

c3 p3 cmd en

c3\_p3\_cmd\_bl

c3 p2 rd overflow

c3\_p2\_rd\_en

c3\_p2\_wr\_count c3\_p2\_wr\_underrun

168:

169:

170:

171:

172:

173:

174:

175:

176:

177:

178:

179:

180:

181:

182:

183:

184:

185:

186:

187:

188:

189:

190:

191:

192:

193:

194:

195:

196:

197:

198:

199:

200:

=> mport0\_miso.cmd.clk, => mport0 miso.cmd.en, mport0\_miso.cmd.instr, => mport0\_miso.cmd.bl, mport0 miso.cmd.byte addr, => mport0\_mosi.cmd.empty, => mport0\_mosi.cmd.full, mport0 miso.wr.clk, => mport0\_miso.wr.en, => mport0\_miso.wr.mask, mport0 miso.wr.data, => mport0\_mosi.wr.full, mport0\_mosi.wr.empty. => mport0 mosi.wr.count, => mport0\_mosi.wr.underrun, => mport0 mosi.wr.error. mport0\_miso.rd.clk, => mport0\_miso.rd.en, => => mport0\_mosi.rd.data, => mport0\_mosi.rd.full, => mport0\_mosi.rd.empty, => mport0 mosi.rd.count. => mport0\_mosi.rd.overflow, => mport0\_mosi.rd.error, => mport1 miso.cmd.clk. mport1\_miso.cmd.en, => mport1\_miso.cmd.instr, mport1 miso.cmd.bl. => mport1\_miso.cmd.byte\_addr, => mport1\_mosi.cmd.empty, => mport1 mosi.cmd.full. mport1\_miso.wr.clk, => mport1\_miso.wr.en, mport1\_miso.wr.mask, => mport1\_miso.wr.data, => mport1 mosi.wr.full, mport1\_mosi.wr.empty, => mport1\_mosi.wr.count, => mport1 mosi.wr.underrun, mport1\_mosi.wr.error, => mport1\_miso.rd.clk, => mport1 miso.rd.en. mport1\_mosi.rd.data, mport1\_mosi.rd.full, => mport1 mosi.rd.empty, mport1\_mosi.rd.count, mport1\_mosi.rd.overflow, => => mport1 mosi.rd.error, mport2\_miso.cmd.clk, => mport2\_miso.cmd.en, mport2 miso.cmd.instr. => mport2\_miso.cmd.bl, => mport2\_miso.cmd.byte\_addr, => mport2 mosi.cmd.empty, mport2\_mosi.cmd.full, => mport2\_miso.wr.clk, mport2\_miso.wr.en, => mport2\_miso.wr.mask, mport2\_miso.wr.data, mport2\_mosi.wr.full, => => mport2\_mosi.wr.empty, => mport2\_mosi.wr.count, => mport2\_mosi.wr.underrun, => => mport2\_mosi.wr.error, => mport2 miso.rd.clk, mport2\_miso.rd.en, => mport2\_mosi.rd.data, => => mport2 mosi.rd.full, mport2\_mosi.rd.empty, mport2\_mosi.rd.count => mport2 mosi.rd.overflow, => mport2\_mosi.rd.error, => mport3\_miso.cmd.clk, => mport3 miso.cmd.en, mport3\_miso.cmd.instr mport3\_miso.cmd.bl, => => mport3 miso.cmd.byte addr, mport3\_mosi.cmd.empty, => mport3\_mosi.cmd.full, mport3 miso.wr.clk, => mport3\_miso.wr.en, => mport3 miso.wr.mask. mport3\_miso.wr.data, => mport3\_mosi.wr.full, => mport3\_mosi.wr.empty, mport3 mosi.wr.count, => => mport3\_mosi.wr.underrun, => mport3 mosi.wr.error.

mport3\_miso.rd.clk,

mport3 mosi.rd.data.

mport3\_miso.rd.en,

=>

=>

```
2: -- (c) Copyright 2009 Xilinx, Inc. All rights reserved.
  4: -- This file contains confidential and proprietary information
 5: -- of Xilinx, Inc. and is protected under U.S. and
6: -- international copyright and other intellectual property
  7: -- laws
  8: --
  9: -- DISCLAIMER
10: -- This disclaimer is not a license and does not grant any
11: -- rights to the materials distributed herewith. Except as
 12: -- otherwise provided in a valid license issued to you by
13: -- Xilinx, and to the maximum extent permitted by applicable 14: -- law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
 15: -- WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
16: -- AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING 17: -- BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
 18: -- INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
19: -- (2) Xilinx shall not be liable (whether in contract or tort, 20: -- including negligence, or under any other theory of
 21: -- liability) for any loss or damage of any kind or nature
22: -- related to, arising under or in connection with these 23: -- materials, including for any direct, or any indirect,
 24: -- special, incidental, or consequential loss or damage
25: -- (including loss of data, profits, goodwill, or any type of 26: -- loss or damage suffered as a result of any action brought
 27: -- by a third party) even if such damage or loss was
 28: -- reasonably foreseeable or Xilinx had been advised of the
 29: -- possibility of the same.
 30: --
 31: -- CRITICAL APPLICATIONS
 32: -- Xilinx products are not designed or intended to be fail-
33: -- safe, or for use in any application requiring fail-safe
34: -- performance, such as life-support or safety devices or
 35: -- systems, Class III medical devices, nuclear facilities,
 36: -- applications related to the deployment of airbags, or any
 37: -- other applications that could lead to death, personal
 38: -- injury, or severe property or environmental damage
39: -- (individually and collectively, "Critical
40: -- Applications"). Customer assumes the sole risk and
 41: -- liability of any use of Xilinx products in Critical
42: -- Applications, subject only to applicable laws and 43: -- regulations governing limitations on product liability.
 45: -- THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
 46: -- PART OF THIS FILE AT ALL TIMES.
 49: --
 50: --
 51: -- /
                         Vendor
                                              : Xilinx
                                           : 3.92
: MIG
                 1/
                         Version
 53: --
                         Application
                                              : memc3_infrastructure.vhd
 54: -- /
                         Filename
                         Date Last Modified : $Date: 2011/06/02 07:17:24 $
 56: -- \
                         Date Created : Jul 03 2009
 57: --
 59: --Device
                          : Spartan-6
 60: --Design Name
                          : DDR/DDR2/DDR3/LPDDR
 61: --Purpose
                          : Clock generation/distribution and reset synchronization
 62: --Reference
 63: --Revision History :
 65: library ieee;
 66: use ieee.std_logic_1164.all;
 67: library unisim;
 68: use unisim.vcomponents.all;
 69:
 70: entity memc3_infrastructure is
 71: generic
 72:
 73:
         C INCLK PERIOD
                              : integer := 2500;
                              : integer := 1;
: string := "DIFFERENTIAL";
 74:
         C RST ACT LOW
 75:
         C_INPUT_CLK_TYPE
 76:
         C_CLKOUTO_DIVIDE
                              : integer := 2;
 77:
         C CLKOUT1 DIVIDE
                              : integer := 2;
 78:
         C_CLKOUT2_DIVIDE
                               : integer := 8;
 79:
         C CLKOUT3 DIVIDE
                               : integer := 8;
         C CLKOUT4 DIVIDE
                               : integer := 4;
 80:
         C_CLKOUT5_DIVIDE
                              : integer := 4;
         C_CLKFBOUT_MULT : integer := 4
C_DIVCLK_DIVIDE : integer := 1
 82:
                             : integer := 4;
 83:
 84:
85:
       );
 86: port
 87:
88:
         sys_clk_p
                          : in std logic;
         sys_clk_n
                            : in std_logic;
 89:
          sys_clk
                         : in std_logic;
 90:
                         : in std_logic;
 91:
         svs rst i
 92:
         clk0
                           : out std logic;
 93:
         rst0
                           : out std_logic;
 94:
         async_rst
                          : out std_logic;
                           : out std_logic;
 95:
         sysclk_2x
         sysclk_2x_180 : out std_logic;
mcb_drp_clk : out std_logic;
clk_108 : out std_logic;
 96:
 97:
 98:
          clk_108_n
 99:
                           : out std_logic;
100:
         pl1_ce_0
                          : out std logic;
```

```
Fri Jul 24 15:19:11 2015
./mctl/memc3_infrastructure.vhd
          pll_ce_90 : out std_logic;
 101:
  102:
           pll_lock
                           : out std logic
  103:
  104: );
  105: end entity;
  106: architecture syn of memc3_infrastructure is
  107:
        -- # of clock cycles to delay deassertion of reset. Needs to be a fairly -- high number not so much for metastability protection, but to give time
  108:
 110: -- for reset (i.e. stable clock cycles) to propagate through all state
111: -- machines and to all control signals (i.e. not all control signals have
         -- resets, instead they rely on base state logic being reset, and the effect
  113:
         -- of that reset propagating through the logic). Need this because we may not
        -- be getting stable clock cycles while reset asserted (i.e. since reset
  114:
         -- depends on PLL/DCM lock status)
  116:
         constant RST_SYNC_NUM : integer := 25;
constant CLK_PERIOD_NS : real := (real(C_INCLK_PERIOD)) / 1000.0;
  117:
         constant CLK_PERIOD_INT : integer := C_INCLK_PERIOD/1000;
  119:
  120:
  121:
                  clk_2x_0
clk_2x_180
  122:
         signal
                                       : std logic;
  123:
                                      : std_logic;
         signal
  124:
         signal
                  clk0_bufg
                                       : std_logic;
                  clk0_bufg_in
  125:
         signal
                                       : std logic;
                  mcb_drp_clk_bufg_in : std_logic;
  126:
         signal
                  clkfbout_clkfbin : std_logic;
rst_tmp : std_logic;
  127:
         signal
  128:
         signal
                  rst_tmp
                  sys_clk_ibufg
  129:
         signal
                                       : std_logic;
                                      : std_logic;
  130:
         signal
                  sys_rst
                  rst0_sync_r
                                       : std logic vector(RST SYNC NUM-1 downto 0);
  131:
         signal
                  powerup_pll_locked : std_logic;
  132:
         signal
  133:
         signal
                  syn_clk0_powerup_pll_locked : std_logic;

    signal
    locked
    : std_logic;

    signal
    bufpll_mcb_locked
    : std_logic;

    signal
    mcb_drp_clk_sig
    : std_logic;

  134:
  135:
  136:
  137:
  138:
         attribute max_fanout : string;
  139:
        attribute syn_maxfan : integer;
attribute KEEP : string;
  140:
         attribute max_fanout of rst0_sync_r : signal is "10";
  141:
        attribute syn_maxfan of rst0_sync_r : signal is 10;
attribute KEEP of sys_clk_ibufg : signal is "TRUE";
  142:
  143:
  145: begin
  146:
  147:
         sys_rst <= not(sys_rst_i) when (C_RST_ACT_LOW /= 0) else sys_rst_i;</pre>
  148:
         c1k0
                 <= clk0 bufq;
         pll_lock <= bufpll_mcb_locked;
  149:
  150:
         mcb_drp_clk <= mcb_drp_clk_sig;</pre>
  151:
  152:
         diff_input_clk : if(C_INPUT_CLK_TYPE = "DIFFERENTIAL") generate
            153:
            -- Differential input clock input buffers
  154:
  156:
             u_ibufg_sys_clk : IBUFGDS
  157:
               generic map (
                 DIFF_TERM => TRUE
  158:
  159:
  160:
               port map (
                    => sys_clk_p,
  162:
                 IB => sys_clk_n,
  163:
                 0 => sys_clk_ibufg
  165:
         end generate;
  166:
  167:
  168:
       se_input_clk : if(C_INPUT_CLK_TYPE = "SINGLE_ENDED") generate
  169:
             -- SINGLE_ENDED input clock input buffers
  170:
  171:
  172:
  173:
                        -- QuadCam modification: IBUFG moved to top level
              u_ibufg_sys_clk : IBUFG
port map (
  174: --
  175: --
  176: --
                  I => sys_clk,
                   O => sys_clk_ibufg
  177: --
  178: --
  179:
                               sys clk ibufq <= sys clk;
  180:
  181:
  182:
         end generate;
  183:
         __************************
  184:
  185:
        -- Global clock generation and distribution
  186:
 187:
  188:
          u pll adv : PLL ADV
  189:
          generic map
  190:
  191:
                BANDWIDTH
                                    => "OPTIMIZED".
                CLKIN1_PERIOD
                                    => CLK_PERIOD_NS,
  192:
  193:
                CLKIN2_PERIOD
                                    => CLK_PERIOD_NS
                                    => C_CLKOUTO_DIVIDE,
  194:
                CLKOUTO DIVIDE
                                    => C_CLKOUT1_DIVIDE,
  195:
                CLKOUT1_DIVIDE
  196:
                CLKOUT2_DIVIDE
                                    => C_CLKOUT2_DIVIDE,
                CLKOUT3 DIVIDE
                                    => C CLKOUT3 DIVIDE.
  197:
  198:
                CLKOUT4_DIVIDE
                                    => C_CLKOUT4_DIVIDE,
  199:
                CLKOUT5_DIVIDE
                                    => C_CLKOUT5_DIVIDE,
                                    => 0.000,
  200:
                CLKOUTO PHASE
```

```
./mctl/memc3_infrastructure.vhd
                                                            Fri Jul 24 15:19:11 2015
  201:
                 CLKOUT1_PHASE
                                      => 180.000,
  202:
                 CLKOUT2_PHASE
CLKOUT3_PHASE
                                       => 0.000,
                                      => 0.000,
  203:
  204:
                  CLKOUT4_PHASE
                                       => 0.000,
  205:
                 CLKOUT5 PHASE
                                       => 180.000
                  CLKOUTO_DUTY_CYCLE => 0.500,
  206:
  207:
                 CLKOUT1_DUTY_CYCLE => 0.500,
                 CLKOUT2_DUTY_CYCLE => 0.500,
CLKOUT3_DUTY_CYCLE => 0.500,
  208:
  210:
                  CLKOUT4_DUTY_CYCLE => 0.500,
                 CLKOUT5_DUTY_CYCLE \Rightarrow 0.500,
  211:
                                      => "SPARTAN6",
=> "INTERNAL",
                  SIM_DEVICE
                 COMPENSATION
  213:
  214:
                 DIVCLK DIVIDE
                                       => C DIVCLK DIVIDE,
                  CLKFBOUT_MULT
                                       => C_CLKFBOUT_MULT,
                                       => 0.0,
=> 0.005000
  216:
                 CLKFBOUT_PHASE
  217:
                 REF_JITTER
  218:
  219:
                port map
  220:
  221:
                    CLKFBIN
                                       => clkfbout_clkfbin,
                    CLKINSEL
  222:
                                       => '1',
  223:
                    CLKIN1
                                       => sys_clk_ibufg,
  224:
                    CLKIN2
                                       => '0'
  225:
                   DADDR
                                       => (others => '0').
                                       => '0',
=> '0',
  226:
                   DCLK
  227:
                    DEN
                                       => (others => '0').
  228:
                   DI
                                       => '0',
=> '0',
  229:
                    DWE
  230:
                    REL
                    RST
                                       => sys_rst,
  231:
                    CLKFBDCM
  232:
                                       => open,
                   CLKFBOUT
CLKOUTDCM0
  233:
                                       => clkfbout_clkfbin,
                                       => open.
  234:
                    CLKOUTDCM1
  235:
                                       => open,
  236:
                    CLKOUTDCM2
                                       => open,
                    CLKOUTDCM3
  237:
                                       => open.
  238:
                    CLKOUTDCM4
                                       => open,
  239:
                    CLKOUTDCM5
                                       => open,
=> clk_2x_0,
                    CLKOUT0
  240:
                    CLKOUT1
                                       => clk_2x_180,
  241:
  242:
                    CLKOUT5
                                       => clk0_bufg_in,
                                       => mcb_drp_clk_bufg_in,
                   CLKOUT4
  243:
                    CLKOUT2
                                       => clk_108,
  245:
                    CLKOUT3
                                       => clk_108_n,
                                       => open,
  246:
                   DO
                                       => open,
=> locked
  247:
                    DRDY
  248:
                   LOCKED
  249:
                    );
  250:
           U BUFG CLKO : BUFG
  251:
  252:
           port map
  253:
            (
0 => clk0_bufg,
  254:
             I => clk0_bufg_in
  256:
            );
  257:
           --U_BUFG_CLK1 : BUFG
          -- port map (
-- 0 => mcb_drp_clk_sig,
  259:
  260:
           -- I => mcb_drp_clk_bufg_in
  262:
          -- );
  263:
  264:
          U_BUFG_CLK1 : BUFGCE
          port map (
   0 => mcb_drp_clk_sig,
  265:
  266:
  267:
             I => mcb_drp_clk_bufg_in,
  268:
            CE => locked
  269:
  270:
  271:
           process (mcb_drp_clk_sig, sys_rst)
  272:
           begin
              if(sys_rst = '1') then
  273:
              powerup_pll_locked <= '0';
elsif (mcb_drp_clk_sig'event and mcb_drp_clk_sig = '1') then
  274:
  275:
                if (bufpll_mcb_locked = '1') then
   powerup_pll_locked <= '1';
end if;</pre>
  276:
  277:
  278:
  279:
              end if:
          end process;
  280:
  282:
          process (clk0_bufg, sys_rst)
  283:
  284:
           begin
              if(sys_rst = '1') then
  285:
              syn_clk0_powerup_pll_locked <= '0';
elsif (clk0_bufg'event and clk0_bufg = '1') then
if (bufpll_mcb_locked = '1') then</pre>
  286:
  287:
  288:
                    syn_clk0_powerup_pll_locked <= '1';
  289:
  290:
                 end if;
  291:
              end if;
  292:
          end process;
  293:
  294:
           295:
  296:
           -- Reset synchronization
          -- NOTES:
  297:
  298:
               1. shut down the whole operation if the PLL hasn't yet locked (and
                   by inference, this means that external sys_rst has been asserted -
PLL deasserts LOCKED as soon as sys_rst asserted)
  299:
  300:
```

```
-- 2. asynchronously assert reset. This was we can assert reset even if
302:
                  there is no clock (needed for things like 3-stating output buffers). reset deassertion is synchronous.
303:
              3. asynchronous reset only look at pll_lock from PLL during power up. After power up and pll_lock is asserted, the powerup_pll_locked will be asserted forever until sys_rst is asserted again. PLL will lose lock when FPGA
304:
305:
306:
307:
                   enters suspend mode. We don't want reset to MCB get
         -- asserted in the application that needs suspend feature.
308:
309:
310:
311:
       async_rst <= sys_rst or not(powerup_pll_locked);</pre>
313:
        -- async_rst <= rst_tmp;
       rst_tmp <= sys_rst or not(syn_clk0_powerup_pll_locked);
-- rst_tmp <= sys_rst or not(powerup_pll_locked);</pre>
314:
316:
317: process (clk0_bufg, rst_tmp)
        begin
         if (rst_tmp = '1') then
319:
            rst0_sync_r <= (others => '1');
320:
321:
         elsif (rising_edge(clk0_bufg)) then
           rst0_sync_r <= rst0_sync_r(RST_SYNC_NUM-2 downto 0) & '0'; -- logical left shift by one (pads with 0)
322:
323:
          end if;
324:
      end process;
325:
326:
     rst0 <= rst0_sync_r(RST_SYNC_NUM-1);
327:
328:
329: BUFPLL_MCB_INST : BUFPLL_MCB
330: port map
331: ( IOCLK0
                         => sysclk_2x,
332:
        IOCLK1
                         => sysclk_2x_180,
333:
        LOCKED
                         => locked,
                         => mcb_drp_clk_sig,
        GCLK
334:
        SERDESSTROBE0 => pll_ce_0,
SERDESSTROBE1 => pll_ce_90,
PLLINO => clk_2x_0,
335:
336:
337:
338:
        PLLIN1
                         => clk_2x_180,
339:
        LOCK
                         => bufpll_mcb_locked
340:
       );
342: end architecture syn;
343:
```

```
1: --
 2: -- Memory controller package
3: -- Reference ug388_Spartan6_MemoryControlBlock.pdf
  6: library ieee;
 7: use ieee.std_logic_1164.all;
 8:
  9: library mctl;
10:
11: package pkg_mctl is
                                               : integer := 16;
              constant C3_NUM_DQ_PINS
                                                                             -- External memory data width.
              -- External memory address width.
-- External memory bank address width.
13:
14:
16:
                                                 : integer := 32;
17:
              constant C3 P0 DATA PORT SIZE
              constant C3_P1_MASK_SIZE
              constant C3_P1_DATA_PORT_SIZE : integer := 32;
19:
 20:
 21:
22:
              type typ_mctl_mport_cmd_miso is record
 23:
                       clk : std_logic;
en : std_logic;
 24:
25:
                       instr : std_logic_vector(2 downto 0);
                       bl : std_logic_vector(5 downto 0);
 26:
 27:
                       byte_addr : std_logic_vector(29 downto 0);
 28:
              end record;
 29:
 30:
              {\tt constant} \  \, {\tt init\_mctl\_mport\_cmd\_miso} \  \, : \  \, {\tt typ\_mctl\_mport\_cmd\_miso} \  \, := \  \, (
                       clk => '0',
 31:
                       en => '0',
 32:
                       instr => (others => '0'),
bl => (others => '0'),
 33:
 34:
                       byte_addr => (others => '0')
 35:
 36:
 37:
 38:
 39:
              type typ_mctl_mport_wr_miso is record
 40:
                       clk : std logic;
                       en : std_logic;
 41:
 42:
                       mask : std_logic_vector(3 downto 0);
                       data : std_logic_vector(31 downto 0);
 43:
 45:
 46:
              constant init_mctl_mport_wr_miso : typ_mctl_mport_wr_miso := (
                      clk => '0',
en => '0',
 47:
 48:
 49:
                       mask => (others => '0'),
 50:
                       data => (others => '0')
             );
 51:
 52:
 53:
 54:
              type typ_mctl_mport_rd_miso is record
     clk : std_logic;
 56:
                       en : std_logic;
 57:
              end record;
 58:
              constant init_mctl_mport_rd_miso : typ_mctl_mport_rd_miso := (
    clk => '0',
 59:
 60:
                       en => '0'
 62:
 63:
              65:
 66:
 67:
                       wr : typ_mctl_mport_wr_miso;
 68:
                       rd : typ_mctl_mport_rd_miso;
 69:
              end record;
 70:
              constant init_mctl_mport_miso : typ_mctl_mport_miso := (
    cmd => init_mctl_mport_cmd_miso,
 71:
 72:
 73:
                       wr => init_mctl_mport_wr_miso,
 74:
                       rd => init_mctl_mport_rd_miso
 75:
 76:
 77:
 78:
              type typ_mctl_mport_cmd_mosi is record
                       empty : std_logic;
full : std_logic;
 79:
 80:
 81:
              end record;
82:
              constant init_mctl_mport_cmd_mosi : typ_mctl_mport_cmd_mosi := (
 83:
                       empty => '0',
full => '0'
85:
86:
 87:
88:
              type typ_mctl_mport_wr_mosi is record
 89:
                       empty : std_logic;
full : std_logic;
 90:
91:
                       count : std_logic_vector(6 downto 0);
 92:
 93:
                       underrun : std_logic;
94:
                       error : std_logic;
 95:
              end record;
 96:
              constant init_mctl_mport_wr_mosi : typ_mctl_mport_wr_mosi := (
97:
                       empty => '0',
full => '0',
 98:
99:
                       count => (others => '0').
100:
```

```
./mctl/pkg_mctl.vhd
                                        Tue Jul 14 19:24:39 2015
  101:
                        underrun => '0',
  102:
                         error => '0'
  103:
  104:
  105:
  106:
                type typ_mctl_mport_rd_mosi is record
  107:
                         data : std_logic_vector(31 downto 0);
                         empty : std_logic;
full : std_logic;
  108:
  110:
                         count : std_logic_vector(6 downto 0);
  111:
                         overflow : std logic;
                         error : std_logic;
  113:
                end record;
  114:
                constant init_mctl_mport_rd_mosi : typ_mctl_mport_rd_mosi := (
  116:
                         data => (others => '0'),
  117:
                         empty => '0',
                         full => '0',
                         count => (others => '0'),
  119:
                         overflow => '0',
error => '0'
  120:
  121:
  122:
                );
  123:
  124:
  125:
                type typ mctl mport mosi is record
  126:
                         cmd : typ mctl mport cmd mosi;
  127:
                         wr : typ_mctl_mport_wr_mosi;
  128:
                         rd : typ_mctl_mport_rd_mosi;
  129:
                end record;
  130:
                constant init_mctl_mport_mosi : typ_mctl_mport_mosi := (
  131:
                         cmd => init_mctl_mport_cmd_mosi,
  132:
  133:
                         wr => init_mctl_mport_wr_mosi,
                         rd => init mctl mport rd mosi
  134:
  135:
  136:
  137:
  138:
                type typ_mctl_ram_bidir is record
  139:
                         dq : std_logic_vector(C3_NUM_DQ_PINS-1 downto 0);
udqs : std_logic;
  140:
                         dqs : std_logic;
  141:
  142:
                end record;
  143:
                type typ_mctl_ram_mosi is record
                         p_metr_ram_mussr is record
a : std_logic_vector(C3_MEM_ADDR_WIDTH-1 downto 0);
ba : std_logic_vector(C3_MEM_BANKADDR_WIDTH-1 downto 0);
  145:
  146:
  147:
                         cke : std_logic;
  148:
                         ras n : std logic;
                         cas_n : std_logic;
  149:
  150:
                         we_n : std_logic;
  151:
                         dm : std logic;
  152:
                         udm : std_logic;
  153:
                         ck : std_logic;
  154:
                         ck_n : std_logic;
                end record;
  156:
                component cpt_mctl_wrapper is
  157:
  158:
                         generic (
                                 INCLUDE_MCTL_CHIPSCOPE : string := "TRUE";
C3_MEMCLK_PERIOD : integer := 6000;
  159:
  160:
  162:
                                  C3_CALIB_SOFT_IP
                                                            : string := "TRUE";
  163:
  164:
  165:
                                  C3 SIMULATION
                                                           : string := "FALSE"
  166:
the simulation time,
  167:
  168:
                                  --DEBUG_EN
                                                            : integer := 1
  169:
  170:
  171:
                         port (
  172:
                                  mcb3 rzq
                                                            : inout std logic;
  173:
  174:
  175:
                                  c3_sys_clk
                                                            : in std_logic;
                                  c3_sys_rst_i
c3_calib_done
  176:
                                                            : in std logic;
  177:
                                                            : out std_logic;
  178:
                                  c3 clk0
                                                            : out std_logic;
  179:
                                  c3 rst0
                                                            : out std logic;
  180:
  181:
                                  clk 108
                                                            : out std_logic;
                                                            : out std logic;
  182:
                                  clk_108_n
  183:
                                  ram_bidir : inout typ_mctl_ram_bidir;
  184:
                                             : out typ_mctl_ram_mosi;
  185:
                                  ram_mosi
  186:
  187:
                                  mport0_miso : in typ_mctl_mport_miso;
                                  mport0_mosi : out typ_mctl_mport_mosi;
  188:
  189:
  190:
                                  mport1_miso : in typ_mctl_mport_miso;
                                  mport1_mosi : out typ_mctl_mport_mosi;
  191:
  192:
                                  mport2_miso : in typ_mctl_mport_miso;
  193:
  194:
                                  mport2_mosi : out typ_mctl_mport_mosi;
  195:
                                  mport3_miso : in typ_mctl_mport_miso;
  196:
  197:
                                  mport3_mosi : out typ_mctl_mport_mosi
  198:
                        );
  199:
                end component;
```

```
-- Memory data transfer clock period.

-- # = TRUE, Enables the soft calibration logic,
-- # = FALSE, Disables the soft calibration logic.

-- # = TRUE, Simulating the design. Useful to reduce

-- # = FALSE, Implementing the design.

-- # = 1, Enable debug signals/controls,
-- = 0, Disable debug signals/controls.
```

```
201:
              component cpt_mctl is
202:
                       generic (
203:
                                 INCLUDE_MCTL_CHIPSCOPE : string;
                                 C3_P0_MASK_SIZE
C3_P0_DATA_PORT_SIZE
204:
                                                             : integer;
205:
                                                               integer;
206:
                                 C3_P1_MASK_SIZE
                                                             : integer;
                                 C3_P1_DATA_PORT_SIZE
207:
                                                            : integer;
208:
                                 C3_MEMCLK_PERIOD
209:
                                                             : integer;
                                 C3_RST_ACT_LOW
C3_INPUT_CLK_TYPE
210:
                                                            : integer;
211:
212:
                                 DEBUG_EN
                                                             : integer;
213:
                                 C3_CALIB_SOFT_IP
                                                             : string;
215:
                                 C3_SIMULATION
                                                             : string;
                                 C3_MEM_ADDR_ORDER
216:
                                                             : string;
                                 C3_MEM_ADDR_ORDER
C3_NUM_DQ_PINS
C3_MEM_ADDR_WIDTH
                                                             : integer;
218:
                                                             : integer;
                                 C3 MEM BANKADDR WIDTH : integer
219:
220:
                        port (
221:
222:
                                 mcb3 dram dq
                                                             : inout std_logic_vector(C3_NUM_DQ_PINS-1 downto 0);
223:
                                 mcb3_dram_dqs
                                                             : inout std_logic;
224:
                                 mcb3 dram udgs
                                                             : inout std_logic;
225:
                                 mcb3_dram_a
                                                             : out std_logic_vector(C3_MEM_ADDR_WIDTH-1 downto 0);
226:
                                 mcb3_dram_ba
                                                             : out std_logic_vector(C3_MEM_BANKADDR_WIDTH-1 downto 0);
227:
                                 mcb3_dram_ras_n
                                                             : out std_logic;
                                                             : out std_logic;
228:
                                 mcb3_dram_cas_n
229:
                                 mcb3_dram_we_n
                                                             : out std_logic;
                                 mcb3 dram cke
230:
                                                             : out std logic;
231:
                                 mcb3_dram_dm
                                                             : out std_logic;
232:
                                 mcb3_dram_ck
                                                             : out std_logic;
                                 mcb3 dram udm
                                                             : out std logic;
233:
                                                             : out std_logic;
234:
                                 mcb3_dram_ck_n
235:
                                 mcb3 rza
                                                             : inout std logic;
236:
237:
                                 c3_sys_clk
                                                             : in std_logic;
238:
                                 c3_sys_rst_i
c3_calib_done
                                                             : in std_logic;
239:
                                                             : out std logic;
                                                             : out std_logic;
240:
                                 c3 clk0
241:
                                 c3_rst0
                                                            : out std_logic;
242:
                                 clk_108
                                                            : out std_logic;
243:
244:
                                 clk_108_n
                                                            : out std_logic;
245:
246:
                                 c3_p0_cmd_clk
                                                             : in std_logic;
247:
                                 c3 p0 cmd en
                                                            : in std logic;
                                                             : in std_logic_vector(2 downto 0);
248:
                                 c3_p0_cmd_instr
                                 c3_p0_cmd_bl
c3_p0_cmd_byte_addr
                                                             : in std_logic_vector(5 downto 0);
: in std_logic_vector(29 downto 0);
249:
250:
251:
                                 c3_p0_cmd_empty
                                                             : out std_logic;
252:
                                 c3_p0_cmd_full
                                                             : out std_logic;
253:
                                 c3 p0 wr clk
                                                             : in std logic;
                                 c3_p0_wr_en
                                                             : in std_logic;
255:
                                 c3_p0_wr_mask
                                                             : in std_logic_vector(C3_P0_MASK_SIZE - 1 downto 0);
                                                             : in std_logic_vector(C3_P0_DATA_PORT_SIZE - 1 downto 0);
256:
                                 c3 p0 wr data
                                 c3_p0_wr_full
                                                             : out std_logic;
                                                             : out std_logic;
: out std_logic_vector(6 downto 0);
258:
                                 c3_p0_wr_empty
259:
                                 c3 p0 wr count
260:
                                 c3_p0_wr_underrun
                                                             : out std_logic;
                                 c3_p0_wr_error
c3_p0_rd_clk
261:
                                                             : out std_logic;
: in std_logic;
262:
263:
                                 c3_p0_rd_en
                                                             : in std_logic;
                                 c3_p0_rd_data
c3_p0_rd_full
                                                             : out std_logic_vector(C3_P0_DATA_PORT_SIZE - 1 downto 0);
: out std_logic;
264:
265:
                                 c3_p0_rd_empty
                                                             : out std_logic;
266:
                                 c3_p0_rd_count
c3_p0_rd_overflow
                                                             : out std_logic_vector(6 downto 0);
: out std_logic;
267:
268:
269:
                                 c3_p0_rd_error
                                                             : out std_logic;
                                 c3_p1_cmd_clk
c3_p1_cmd_en
                                                             : in std_logic;
: in std_logic;
270:
271:
272:
                                 c3_p1_cmd_instr
                                                             : in std_logic_vector(2 downto 0);
                                                             : in std_logic_vector(5 downto 0);
: in std_logic_vector(29 downto 0);
                                 c3_p1_cmd_bl
c3_p1_cmd_byte_addr
273:
274:
275:
                                 c3_p1_cmd_empty
                                                             : out std_logic;
276:
                                 c3 p1 cmd full
                                                             : out std_logic;
: in std_logic;
277:
                                 c3_p1_wr_clk
278:
                                 c3_p1_wr_en
                                                             : in std_logic;
                                 c3_p1_wr_mask
                                                             : in std_logic_vector(C3_P1_MASK_SIZE - 1 downto 0);
: in std_logic_vector(C3_P1_DATA_PORT_SIZE - 1 downto 0);
279:
                                 c3_p1_wr_data
280:
281:
                                 c3_p1_wr_full
                                                             : out std_logic;
282:
                                 c3_p1_wr_empty
                                                             : out std_logic;
283:
                                 c3_p1_wr_count
                                                             : out std_logic_vector(6 downto 0);
284:
                                 c3_p1_wr_underrun
                                                             : out std_logic;
285:
                                 c3_p1_wr_error
                                                               out std logic;
286:
                                 c3_p1_rd_clk
                                                               in std_logic;
287:
                                 c3_p1_rd_en
                                                             : in std_logic;
                                 c3_p1_rd_data
                                                               out std_logic_vector(C3_P1_DATA_PORT_SIZE - 1 downto 0);
288:
289:
                                 c3_p1_rd_full
                                                               out std_logic;
290:
                                 c3_p1_rd_empty
                                                             : out std_logic;
                                                               out std_logic_vector(6 downto 0);
291:
                                 c3 p1 rd count
292:
                                 c3_p1_rd_overflow
                                                             : out std_logic;
293:
                                 c3_p1_rd_error
                                                             : out std logic;
294:
                                 c3_p2_cmd_clk
                                                             : in std_logic;
295:
                                 c3_p2_cmd_en
                                                             : in std_logic;
                                                             : in std_logic_vector(2 downto 0);
: in std_logic_vector(5 downto 0);
296:
                                 c3_p2_cmd_instr
297:
                                 c3_p2_cmd_bl
                                 c3_p2_cmd_byte_addr
298:
                                                             : in std_logic_vector(29 downto 0);
299:
                                 c3_p2_cmd_empty
                                                             : out std logic;
```

```
c3_p2_cmd_full
                                                            : out std_logic;
301:
                                 c3_p2_wr_clk
c3_p2_wr_en
                                                             : in std_logic;
302:
                                                              : in std_logic;
303:
                                 c3_p2_wr_mask
                                                              : in std_logic_vector(3 downto 0);
                                 c3_p2_wr_data
c3_p2_wr_full
                                                             : in std_logic_vector(31 downto 0);
: out std_logic;
304:
305:
306:
                                 c3_p2_wr_empty
                                                              : out std_logic;
                                                             : out std_logic_vector(6 downto 0);
: out std_logic;
                                 c3_p2_wr_count
c3_p2_wr_underrun
307:
308:
309:
                                 c3_p2_wr_error
                                                              : out std_logic;
                                                              : in std_logic;
310:
                                 c3 p2 rd clk
311:
                                 c3_p2_rd_en
                                                                in std_logic;
312:
                                 c3_p2_rd_data
                                                              : out std_logic_vector(31 downto 0);
313:
                                 c3 p2 rd full
                                                              : out std logic;
                                 c3_p2_rd_empty
                                                                out std_logic;
315:
                                 c3_p2_rd_count
                                                              : out std_logic_vector(6 downto 0);
316:
                                 c3 p2 rd overflow
                                                              : out std logic;
                                 c3_p2_rd_error
                                                                out std_logic;
318:
                                 \texttt{c3\_p3\_cmd\_clk}
                                                              : in std_logic;
319:
                                 c3 p3 cmd en
                                                              : in std logic;
320:
                                  c3_p3_cmd_instr
                                                                in std_logic_vector(2 downto 0);
                                                              : in std_logic_vector(5 downto 0);
: in std_logic_vector(29 downto 0);
321:
                                 c3_p3_cmd_bl
322:
                                 c3 p3 cmd byte addr
323:
                                  c3_p3_cmd_empty
                                                                out std_logic;
324:
                                 \texttt{c3\_p3\_cmd\_full}
                                                              : out std logic;
                                                              : in std_logic;
325:
                                 c3_p3_wr_clk
326:
                                                              : in std_logic;
                                                              : in std_logic_vector(3 downto 0);
: in std_logic_vector(31 downto 0);
                                 \texttt{c3\_p3\_wr\_mask}
327:
                                 c3_p3_wr_data
328:
329:
                                  c3_p3_wr_full
                                                              : out std_logic;
                                 c3_p3_wr_empty
c3_p3_wr_count
330:
                                                              : out std_logic;
                                                              : out std_logic_vector(6 downto 0);
331:
332:
                                 c3_p3_wr_underrun
                                                              : out std_logic;
                                 c3_p3_wr_error
c3_p3_rd_clk
                                                              : out std logic;
333:
334:
                                                                in std_logic;
335:
                                 c3_p3_rd_en
                                                              : in std_logic;
                                                              : out std_logic_vector(31 downto 0);
336:
                                 c3_p3_rd_data
337:
                                 c3_p3_rd_full
                                                              : out std_logic;
338:
                                 c3_p3_rd_empty
                                                             : out std_logic;
: out std_logic_vector(6 downto 0);
339:
                                 c3 p3 rd count
340:
                                 c3_p3_rd_overflow
                                                              : out std_logic;
341:
                                 {\tt c3\_p3\_rd\_error}
                                                              : out std_logic
                        );
342:
               end component;
344: end pkg_mctl;
345:
346: package body pkg_mctl is
347:
348: end pkg_mctl;
```

Tue Jul 14 19:24:39 2015

4

./mctl/pkg\_mctl.vhd

```
3: -- Basic Microblaze IO bus counter device
 4:
 5:
 6: library ieee;
 7: use ieee.std_logic_1164.all;
 8: use ieee.numeric_std.all;
10:
11: library mcu;
12: use mcu.pkg_mcu.all;
13:
14: library util;
15: use util.pkg_util.all;
16:
17:
18: entity cpt_counter is
19:
20:
             generic (
21:
                      DEVICE_ID : std_logic_vector(31 downto 0);
                      DEVICE_ID_MASK : std_logic_vector(31 downto 0);
MCU_FREQUENCY : integer
22:
23:
           );
24:
26:
             port (
                      i_clk : in std_logic;
27:
                      i_mcu_iobus_mosi : in typ_mcu_iobus_mosi;
o_mcu_iobus_miso : out typ_mcu_iobus_miso
28:
29:
30:
             );
31:
32: end cpt_counter;
33:
34: architecture Behavioral of cpt_counter is
35:
36:
37:
             signal count : integer := 0;
38: begin
39:
             o_mcu_iobus_miso.ready <= '1';
40:
41:
            o_mcu_iobus_miso.read_data <= std_logic_vector(to_unsigned(count, 32));
42:
43:
             process(i_clk)
            begin
                     if ( rising_edge(i_clk) ) then
          count <= count + 1;
end if;</pre>
45:
46:
47:
48:
             end process;
49:
50:
51:
52: end Behavioral;
```

```
1:
    2: library ieee;
3: use ieee.std_logic_1164.all;
    4: use ieee.std_logic_arith.all;
    6: library mcu;
    7: use mcu.pkg_mcu.all;
    8:
    9: entity cpt_gpio is
   10:
   11:
                 generic (
                          DEVICE_ID : std_logic_vector(31 downto 0);
   13:
                          DEVICE_ID_MASK : std_logic_vector(31 downto 0);
                          N GPIOS : integer
   14:
                );
   16:
   17:
                port (
   18:
                          i_clk : in std_logic;
                          i_reset : in std_logic;
i_mcu_iobus_mosi : in typ_mcu_iobus_mosi;
o_mcu_iobus_miso : out typ_mcu_iobus_miso;
   19:
   20:
   21:
                          i_gpi : in typ_mcu_word_array;
o_gpo : out typ_mcu_word_array
   22:
   23:
   24:
                 );
   25:
   26: end cpt qpio;
   27:
   28:
   29: architecture Behavioral of cpt_gpio is
   30:
   31: begin
   32:
   33:
                 process(i_clk)
   34:
                begin
   35:
                          if ( rising_edge(i_clk) ) then
   36:
                                   o_mcu_iobus_miso.ready <= i_mcu_iobus_mosi.addr_strobe;
   37:
                          end if;
   38:
                 end process;
   39:
   40:
   41:
                process(i_clk)
   42:
                 begin
   43:
                          if ( rising_edge(i_clk) ) then
                                   if ( i_reset = '1' ) then
    for i in 0 to N_GPIOS-1 loop
        o_gpo(i) <= (others => '0');
   45:
   46:
   47:
                                            end loop;
   48:
                                   elsif ( (i_mcu_iobus_mosi.address and DEVICE_ID_MASK) = (DEVICE_ID and DEVICE_ID_MASK) ) then
   49:
   50:
   51:
                                            for i in 0 to N GPTOS-1 loop
   52:
   53:
                                                     if ( i_mcu_iobus_mosi.read_strobe = '1' and i_mcu_iobus_mosi.address(25 downto 2) = conv_std_logic_vector(i,
24) ) then
   54:
                                                              o_mcu_iobus_miso.read_data <= i_gpi(i);
   55:
   56:
                                                     if ( i_mcu_iobus_mosi.write_strobe = '1' and i_mcu_iobus_mosi.address(25 downto 2) = conv_std_logic_vector(i,
 24) ) then
                                                              o_gpo(i) <= i_mcu_iobus_mosi.write_data;
   58:
   59:
                                                      end if;
   60:
                                            end loop;
   61:
                                   end if;
   63:
   64:
                          end if;
   65:
                 end process;
   66:
   68: end Behavioral;
   69:
```

1

Sat Jul 18 17:55:59 2015

./mcu/cpt\_gpio.vhd

```
./mcu/cpt_iobus_mport.vhd
    1: --
    2: -- RAM/IOBus link
    3: -- Provides an interface for the Microblaze MCU to read and write external memory via the IOBus
    4: --
    5:
    6: library ieee;
    7: use ieee.std_logic_1164.all;
    8:
    9: library mctl;
   10: use mctl.pkg_mctl.all;
   11:
   12: library mcu;
   13: use mcu.pkg_mcu.all;
   14:
   15: entity cpt_iobus_mport is
   16:
                generic (
   17:
                         DEVICE ID : std logic vector(31 downto 0);
                         DEVICE_ID_MASK : std_logic_vector(31 downto 0)
   19:
                );
   20:
                port (
   21:
                         i_clk : in std_logic;
                         i_mcu_iobus_mosi : in typ_mcu_iobus_mosi;
o_mcu_iobus_miso : out typ_mcu_iobus_miso;
   22:
   23:
   24:
                          i_mctl_mport_mosi : in typ_mctl_mport_mosi;
   25:
                         o_mctl_mport_miso : out typ_mctl_mport_miso
   26:
   27: end cpt_iobus_mport;
   28:
   29: architecture Behavioral of cpt_iobus_mport is
   30:
                signal addr_latch : std_logic_vector(31 downto 0);
                signal wr_data_latch : std_logic_vector(31 downto 0);
   31:
   32:
                constant RAMSTATE_IDLE : integer := 16#0000#;
constant RAMSTATE_READ : integer := 16#0010#;
   33:
   34:
                constant RAMSTATE_WRITE : integer := 16#0020#;
   35:
   36:
                signal ramstate : integer := RAMSTATE IDLE;
   37:
   38: begin
   39:
                 -- Send input clock to all other clock signals
   40:
                o_mctl_mport_miso.cmd.clk <= i_clk;
   41:
   42:
                o_mctl_mport_miso.wr.clk <= i_clk;
                o_mctl_mport_miso.rd.clk <= i_clk;
   43:
                process (i_clk)
   45:
   46:
                begin
   47:
                         if rising_edge(i_clk) then
   48:
   49:
                                   -- IO Bus
                                  o_mcu_iobus_miso.read_data <= (others => '0');
o_mcu_iobus_miso.ready <= '0';</pre>
   50:
   51:
   53:
                                   -- Command signal defaults
   54:
                                  o mctl mport miso.cmd.en <= '0';
                                  o_mctl_mport_miso.cmd.instr <= "000";
   56:
                                   o_mctl_mport_miso.cmd.bl <= "000000";
                                  o_mctl_mport_miso.cmd.byte_addr <= (others => '0');
   57:
   59:
                                  -- Write signal defaults
                                  o_mctl_mport_miso.wr.en <= '0';
   60:
                                  o_mctl_mport_miso.wr.mask <= "0000";
   62:
   63:
                                   -- Read signal defaults
   64:
                                  o_mctl_mport_miso.rd.en <= '0';
   65:
   66:
                                  case ramstate is
   67:
                                            when RAMSTATE_IDLE+0 =>
   68:
                                                     if ( (i_mcu_iobus_mosi.address and DEVICE_ID_MASK) = (DEVICE_ID and DEVICE_ID_MASK) ) then
   69:
   70:
                                                              if ( i_mcu_iobus_mosi.Read_Strobe = '1' ) then
                                                                       addr_latch <= i_mcu_iobus_mosi.address;
ramstate <= RAMSTATE_READ;</pre>
   71:
   72:
   73:
                                                              end if;
   74:
   75:
                                                              if ( i_mcu_iobus_mosi.Write_Strobe = '1' ) then
                                                                       addr_latch <= i_mcu_iobus_mosi.address;
wr_data_latch <= i_mcu_iobus_mosi.write_data;
ramstate <= RAMSTATE_WRITE;</pre>
   76:
   77:
   78:
   79:
                                                              end if:
   80:
                                                     end if;
   82:
                                           when RAMSTATE READ+0 =>
   83:
                                                     if ( i_mctl_mport_mosi.cmd.full /= '1' ) then
   85:
                                                              o_mctl_mport_miso.cmd.en <= '1';
                                                              o_mctl_mport_miso.cmd.instr <= "011";
o_mctl_mport_miso.cmd.bl <= "000000";
   86:
   87:
                                                              o_mctl_mport_miso.cmd.byte_addr <= "0000" & addr_latch(25 downto 0);
   88:
                                                              ramstate <= ramstate + 1;
   89:
   90:
                                                     end if;
   91:
                                            when RAMSTATE_READ+1 =>
   92:
   93:
                                                     if ( i_mctl_mport_mosi.rd.empty = '0' ) then
   94:
                                                              --rd.en <= '1';
                                                              --rd.data_latch <= rd.data;
   95:
   96:
                                                              ramstate <= ramstate + 1;
                                                     end if;
   97:
   98:
   99:
                                           when RAMSTATE READ+2 =>
```

if ( i\_mctl\_mport\_mosi.rd.empty = '0' ) then

100:

Tue Jul 14 19:24:39 2015

```
./mcu/cpt_iobus_mport.vhd
                                                            Tue Jul 14 19:24:39 2015
  101:
                                                                         o_mctl_mport_miso.rd.en <= '1';
                                                                         o_mcu_iobus_miso.read_data <= i_mctl_mport_mosi.rd.data;
o_mcu_iobus_miso.ready <= '1';
  102:
  103:
  104:
                                                                          ramstate <= RAMSTATE_IDLE;
                                                               end if;
  105:
  106:
  107:
                                                    when RAMSTATE_WRITE+0 =>
                                                              108:
                                                              -_mccr_mport_miso.wr.data
  ramstate <= ramstate + 1;
end if;</pre>
                                                                         o_mctl_mport_miso.wr.data <= wr_data_latch;
  110:
  111:
  113:
  114:
                                                    when RAMSTATE_WRITE+1 =>
                                                               if ( i_mctl_mport_mosi.wr.full /= '1' ) then
  116:
117:
                                                                         o_mctl_mport_miso.wr.en <= '1';
                                                                        o_mctl_mport_miso.wr.data <= wr_data_latch;
ramstate <= ramstate + 1;
                                                              end if;
  119:
  120:
  121:
                                                    when RAMSTATE_WRITE+2 =>
                                                              if ( i_mctl_mport_mosi.cmd.full /= '1' ) then
    o_mctl_mport_miso.cmd.en <= '1';
    o_mctl_mport_miso.cmd.instr <= "010";
    o_mctl_mport_miso.cmd.bl <= "000000";
    o_mctl_mport_miso.cmd.byte_addr <= "0000" & addr_latch(25 downto 0);
    o_mcu_iobus_miso.ready <= '1';
    ramstate <= RAMSTATE_IDLE;
end if:</pre>
  122:
  123:
  124:
  125:
  126:
  127:
  128:
  129:
                                                               end if;
  130:
                                                    when others =>
  131:
  132:
                                                              ramstate <= RAMSTATE_IDLE;
  133:
                                         end case;
  134:
                              end if;
  135:
  136:
                    end process;
  137: end Behavioral;
```

```
2: library ieee;
  3: use ieee.std_logic_1164.all;
  4: use IEEE.std_logic_arith.ALL;
 5: use ieee.std_logic_unsigned.all;
 7: library unisim;
 8: use unisim.vcomponents.all;
10: library mctl;
11: use mctl.pkg_mctl.all;
13: library cctl;
14: use cctl.pkg cctl.all;
 15: use cctl.pkg_ovm.all;
16:
17: --library wifi;
 18: --use wifi.pkg_wifi.all;
19:
 20: library mcu;
 21: use mcu.pkg_mcu.all;
22:
 23: library fast uart;
 24: use fast_uart.pkg_fast_uart.all;
25:
 26: library util;
 27: use util.pkg_util.all;
28:
 29:
 30: entity cpt_mcu is
31:
              generic (
 32:
                        INCLUDE_IOBUS_MPORT : string := "TRUE";
 33:
                        INCLUDE_SCCB : string := "TRUE"
              );
 34:
 35:
              port (
 36:
                        i_clk : in std_logic;
 37:
                        i reset : in std logic;
 38:
 39:
                        o_debug_output_enable : out std_logic;
 40:
                        o debug src : out integer range 0 to 15;
 41:
                        i_mctl_mport_mosi : in typ_mctl_mport_mosi;
o_mctl_mport_miso : out typ_mctl_mport_miso;
 42:
 43:
                        io_ovm0_sccb_bidir : inout typ_ovm_sccb_bidir;
o_ovm0_sccb_mosi : out typ_ovm_sccb_mosi;
 45:
 46:
 47:
                        io_ovml_sccb_bidir : inout typ_ovm_sccb_bidir;
                        o_ovm1_sccb_mosi : out typ_ovm_sccb_mosi;
io_ovm2_sccb_bidir : inout typ_ovm_sccb_bidir;
 48:
 49:
                        o_ovm2_sccb_mosi : out typ_ovm_sccb_mosi;
io_ovm3_sccb_bidir : inout typ_ovm_sccb_bidir;
 50:
 51:
 52:
                        o_ovm3_sccb_mosi : out typ_ovm_sccb_mosi;
 53:
 54:
                        i_uart_rx : in std_logic := '1';
                        o_uart_tx : out std_logic := '1';
 56:
 57:
                        o wifi txd : inout std logic;
                         io_wifi_rxd : inout std_logic;
 58:
                        o_wifi_rst : out std_logic;
io_wifi_gpio0 : inout std_logic;
io_wifi_gpio2 : inout std_logic;
 59:
 60:
 62:
                        o_wifi_ch_pd : out std_logic;
 63:
 64:
 65:
                        i_gpi : in typ_mcu_word_array;
                        o_gpo : out typ_mcu_word_array;
 66:
 67:
                        i_intc_interrupt : in std_logic_vector(7 downto 0);
o_intc_irq : out std_logic_vector(31 downto 0)
 68:
69:
 70:
              );
 71: end cpt_mcu;
 73: architecture Behavioral of cpt mcu is
 74:
 75:
               signal gpi : typ_mcu_word_array;
 76:
               signal gpo : typ_mcu_word_array;
 77:
 78:
               signal iobus_device_id : std_logic_vector(31 downto 0) := x"000000000";
 79:
               signal iobus mosi : typ_mcu_iobus_mosi;
 80:
               signal iobus_miso : typ_mcu_iobus_miso;
 82:
               constant IOBUS DEVICE ID MASK : std logic vector(31 downto 0) := x"FC000000";
 83:
 84:
               -- These set the base addresses for IO bus devices
 85:
                                                  : std_logic_vector(31 downto 0) := x"00000000";
               constant NULL DEVICE ID
 86:
 87:
               constant MPORT_DEVICE_ID
                                                       std_logic_vector(31 downto 0) := x"C00000000";
 88:
               constant TIMER DEVICE ID
                                                     : std_logic_vector(31 downto 0) := x"D0000000";
               constant COUNTER_DEVICE_ID : std_logic_vector(31 downto 0) := x"D4000000";
 89:
 90:
               constant GPIO_DEVICE_ID
                                                     : std_logic_vector(31 downto 0) := x"D8000000";
: std_logic_vector(31 downto 0) := x"E0000000";
 91:
               constant OVM0 DEVICE ID
                                                     : std_logic_vector(31 downto 0) := x"E4000000";
: std_logic_vector(31 downto 0) := x"E8000000";
               constant OVM1_DEVICE_ID
 92:
 93:
               constant OVM2_DEVICE_ID
                                                     : std_logic_vector(31 downto 0) := x"EC000000";
 94:
               constant OVM3 DEVICE ID
                                                     : std_logic_vector(31 downto 0) := x"F0000000";
 95:
               constant UART_TX_DEVICE_ID
                                                    : std_logic_vector(31 downto 0) := x"F4000000";
: std_logic_vector(31 downto 0) := x"F8000000";
 96:
               constant UART_RX_DEVICE_ID
 97:
               constant WIFI TX DEVICE ID
 98:
               constant WIFI_RX_DEVICE_ID
                                                     : std_logic_vector(31 downto 0) := x"FC000000";
 99:
100:
               signal mport jobus miso : tvp mcu jobus miso;
```

```
Fri Jul 24 15:27:13 2015
./mcu/cpt mcu.vhd
  101:
                signal timer_iobus_miso : typ_mcu_iobus_miso;
  102:
                signal counter_iobus_miso : typ_mcu_iobus_miso;
signal gpio_iobus_miso : typ_mcu_iobus_miso;
  103:
  104:
                 signal ovm0_iobus_miso : typ_mcu_iobus_miso;
  105:
                 signal ovml_iobus_miso : typ_mcu_iobus_miso;
                 signal ovm2_iobus_miso : typ_mcu_iobus_miso;
  106:
  107:
                 signal ovm3_iobus_miso : typ_mcu_iobus_miso;
                signal uart_tx_iobus_miso : typ_mcu_iobus_miso;
signal uart_rx_iobus_miso : typ_mcu_iobus_miso;
  108:
  110:
                 signal wifi_tx_iobus_miso : typ_mcu_iobus_miso;
                 signal wifi_rx_iobus_miso : typ_mcu_iobus_miso;
  111:
  113:
                signal wifi_rxd_oe_n : std_logic;
signal wifi_rxd_o : std_logic;
signal wifi_rxd_i : std_logic;
  114:
  116:
  117:
                 signal wifi_gpio_oe_n : std_logic_vector(2 downto 0);
                signal wifi_gpo : std_logic_vector(2 downto 0);
signal wifi_gpi : std_logic_vector(2 downto 0);
  119:
  120:
  121:
  122:
                 signal debug_output_enable : std_logic;
                signal debug_src : integer range 0 to 15;
  123:
  124:
  125:
                 signal debug ovm0 enable : std logic;
                signal ovm0_enable : std_logic;
  126:
  127:
                 signal ovm1_enable : std_logic;
  128:
                 signal ovm2_enable : std_logic;
  129:
                 signal ovm3_enable : std_logic;
  130:
                 signal ovm scl clk div : integer;
  131:
                signal ovm_xvclk_div : integer;
signal ovm_dev_addr : std_logic_vector(6 downto 0);
  132:
  133:
  134:
  135:
  136:
                 signal uart_txd : std_logic;
                 signal uart rxd : std logic;
  137:
  138:
  139:
                 signal uart_tx_full : std_logic;
  140:
                 signal uart_tx_empty : std_logic;
                 signal uart_rx_full : std_logic;
  141:
                signal uart_rx_empty : std_logic;
signal uart_rx_empty_n : std_logic;
  142:
  143:
                 signal uart_rx_src : std_logic;
  145:
                 signal uart_tx_src : std_logic;
  146:
  147:
                signal uart baud div : integer;
  148:
  149:
  150:
                 signal wifi_txd : std_logic;
  151:
  152:
                 signal wifi_rxd : std_logic;
  153:
                 signal wifi_tx_full : std_logic;
  154:
                 signal wifi_tx_empty : std_logic;
  156:
                 signal wifi_rx_full : std_logic;
  157:
                 signal wifi rx empty : std logic;
                 signal wifi_rx_empty_n : std_logic;
  159:
                 signal wifi rx src : std logic;
  160:
                 signal wifi_tx_src : std_logic;
  162:
  163:
                 signal wifi_enable : std_logic_vector(1 downto 0);
  164:
  165:
                 signal wifi_baud_div : integer;
  166:
  167:
  168:
  169:
                 constant MCU_FREQUENCY : integer := 108000000; -- 108MHz
  170:
  171:
  172: begin
  173:
  174:
  175:
                 microblaze : cpt_microblaze
  176:
                 port map (
        Clk => i clk,
  177:
  178:
                          Reset => i_reset,
                          IO_Addr_Strobe => iobus_mosi.addr_strobe,
IO_Read_Strobe => iobus_mosi.read_strobe,
  179:
  180:
                          IO_Write_Strobe => iobus_mosi.write_strobe,
  182:
                          IO_Address => iobus_mosi.address,
                          IO Byte Enable => iobus mosi.byte enable,
  183:
  184:
                          IO_Write_Data => iobus_mosi.write_data,
  185:
                          IO_Read_Data => iobus_miso.read_data,
                          IO_Ready => iobus_miso.ready,
  186:
  187:
                          UART_Rx => '1',
                          UART Tx => open.
  188:
                          UART Interrupt => open,
  189:
  190:
                          GPO1 => open,
  191:
                          GPO2 => open.
                          GPO3 => open,
  192:
  193:
                          GPO4 => open,
                          GPI1 => (others => '0').
  194:
                          GPI1_Interrupt => open,
  195:
  196:
                          GPI2 => (others => '0'),
  197:
                          GPI2 Interrupt => open.
  198:
                          GPI3 => (others => '0'),
  199:
                          GPI3_Interrupt => open,
  200:
                          GPI4 => (others => '0').
```

```
GPI4_Interrupt => open,
201:
202:
                        INTC_Interrupt(0) => i_intc_interrupt(0),
INTC_Interrupt(1) => uart_rx_empty_n,
203:
204:
                        INTC_Interrupt(2) => wifi_rx_empty_n,
                        INTC_Interrupt(7 downto 3) => (others => '0'),
INTC_IRQ => open
205:
206:
207:
              );
208:
209:
210:
211:
               process(i_clk)
213:
               begin
214:
                        if ( rising edge(i clk) ) then
                                 if ( iobus_mosi.addr_strobe = '1' and iobus_mosi.address(31 downto 30) = "11" ) then
216:
                                 iobus_device_id <= iobus_mosi.address and IOBUS_DEVICE_ID_MASK;
elsif ( iobus_miso.ready = '1' ) then</pre>
217:
218:
                                           iobus_device_id <= NULL_DEVICE_ID and IOBUS_DEVICE_ID_MASK;</pre>
                                  end if:
219:
                        end if;
220:
221:
               end process
222:
223:
224:
225:
226:
               with iobus device id select
227:
                                         mport_iobus_miso when MPORT_DEVICE_ID,
                                                                        timer_iobus_miso when TIMER_DEVICE_ID,
228:
229:
                                                                        counter_iobus_miso when COUNTER_DEVICE_ID,
230:
                                                                       gpio_iobus_miso when GPIO_DEVICE_ID,
ovm0_iobus_miso when OVM0_DEVICE_ID,
231:
                                                                        ovml_iobus_miso when OVMl_DEVICE_ID,
232:
                                                                       ovm2_iobus_miso when OVM2_DEVICE_ID,
ovm3_iobus_miso when OVM3_DEVICE_ID,
233:
234:
                                                                        uart_tx_iobus_miso when UART_TX_DEVICE_ID,
235:
                                                                       uart_rx_iobus_miso when UART_RX_DEVICE_ID,
wifi_tx_iobus_miso when WIFI_TX_DEVICE_ID,
236:
237:
238:
                                                                        wifi_rx_iobus_miso when WIFI_RX_DEVICE_ID,
239:
                                                                        init_mcu_iobus_miso when others;
240:
241:
242:
243:
244:
245:
246:
247:
               incl_iobus_mport :
              if ( INCLUDE_IOBUS_MPORT = "TRUE" ) generate
248:
249:
                        iobus_mport : cpt_iobus_mport
250:
                        generic map (
251:
252:
                                 DEVICE_ID => MPORT_DEVICE_ID,
253:
                                 DEVICE_ID_MASK => IOBUS_DEVICE_ID_MASK
254:
                        port map (
                                 i_clk => i_clk,
256:
                                 i mcu iobus mosi => iobus mosi,
257:
                                 o_mcu_iobus_miso => mport_iobus_miso,
                                 i_mctl_mport_mosi => i_mctl_mport_mosi,
o_mctl_mport_miso => o_mctl_mport_miso
259:
260:
262:
              end generate incl_iobus_mport;
263:
264:
265:
266:
267:
268:
               timer : cpt_timer
269:
               generic map (
270:
                        DEVICE_ID => TIMER_DEVICE_ID,
                        DEVICE_ID_MASK => IOBUS_DEVICE_ID_MASK,
MCU_FREQUENCY => MCU_FREQUENCY
271:
272:
273:
274:
               port map (
275:
                        i_clk => i_clk,
276:
                        i_mcu_iobus_mosi => iobus_mosi,
277:
                        o_mcu_iobus_miso => timer_iobus_miso
278:
279:
280:
281:
               counter : cpt_counter
282:
               generic map (
                        DEVICE ID => COUNTER DEVICE ID,
283:
284:
                        DEVICE_ID_MASK => IOBUS_DEVICE_ID_MASK,
285:
                        MCU_FREQUENCY => MCU_FREQUENCY
286:
287:
              port map (
                        i clk => i clk.
288:
                        i_mcu_iobus_mosi => iobus_mosi,
289:
290:
                        o_mcu_iobus_miso => counter_iobus_miso
291:
               );
292:
293:
               --gpi <= gpo;
294:
295:
296:
               gpi(0 to 16#80#-1) <= i_gpi(0 to 16#80#-1);
               o_gpo(0 to 16#80#-1) <= gpo(0 to 16#80#-1);
297:
298:
299:
              apio : cpt_gpio
300:
```

Fri Jul 24 15:27:13 2015

./mcu/cpt\_mcu.vhd

```
./mcu/cpt_mcu.vhd
  301:
                 generic map (
                           DEVICE_ID => GPIO_DEVICE_ID,
DEVICE_ID_MASK => IOBUS_DEVICE_ID_MASK,
  302:
  303:
  304:
                           N_GPIOS => N_GPIOS
  305:
  306:
                 port map (
  307:
                           i_clk => i_clk,
                           i_reset => i_reset,
i_mcu_iobus_mosi => iobus_mosi,
  308:
  309:
  310:
                           o_mcu_iobus_miso => gpio_iobus_miso,
                           i_gpi => gpi,
o_gpo => gpo
  311:
  313:
                 );
  314:
  316:
                 uart_baud_div <= conv_integer(gpo(GPIO_UART_BAUD_DIV));</pre>
  317:
  319:
                  gpi(GPIO_UART_STATUS) <= (
  320:
                           0 => uart_rx_empty,
  321:
                           1 => uart_rx_full,
  322:
                           2 => i_uart_rx,
  323:
                           4 => uart_tx_empty,
  324:
                           5 => uart_tx_full,
  325:
                           others => '0'
  326:
  327:
  328:
  329:
                  fast_uart_tx : cpt_fast_uart_tx
  330:
                           DEVICE ID => UART TX DEVICE ID.
  331:
                           DEVICE_ID_MASK => IOBUS_DEVICE_ID_MASK
  332:
  333:
  334:
                 port map (
  335:
                          clk => i_clk,
                           reset => i_reset,
enable => '1',
  336:
  337:
  338:
                           baud_div => uart_baud_div,
  339:
                           i_mcu_iobus_mosi => iobus_mosi,
o_mcu_iobus_miso => uart_tx_iobus_miso,
  340:
  341:
                           empty => uart_tx_empty,
                           full => uart_tx_full,
txd => uart_txd
  342:
  343:
  344:
                 );
  345:
  346:
  347:
  348:
  349:
  350:
                 uart_tx_src <= gpo(GPIO_UART_TX_SRC)(0);</pre>
  351:
  352:
                 with uart_tx_src select o_uart_tx <=</pre>
  353:
                           uart_txd when '0'
                           wifi_rxd_i when '1';
  354:
  355:
  356:
  357:
                 wifi tx src <= qpo(GPIO WIFI TX SRC)(0);
  358:
                 with wifi_tx_src select o_wifi_txd <=
    wifi_txd when '0',</pre>
  359:
  360:
  361:
                           i_uart_rx when '1';
  362:
  363:
  364:
  365:
  366:
                 uart_rx_src <= gpo(GPIO_UART_RX_SRC)(0);</pre>
  367:
                 with uart_rx_src select uart_rxd <=
    i_uart_rx when '0',</pre>
  368:
  369:
  370:
                           uart_txd when '1'; --loopback
  371:
  372:
  373:
                 uart_rx_empty_n <= not uart_rx_empty;</pre>
  374:
  375:
                 fast_uart_rx : cpt_fast_uart_rx
  376:
                  generic map (
                           DEVICE_ID => UART_RX_DEVICE_ID,
DEVICE_ID_MASK => IOBUS_DEVICE_ID_MASK
  377:
  378:
  379:
                 port map (
          clk => i_clk,
  380:
  381:
                           reset => i_reset,
enable => '1',
  382:
  383:
  384:
                           baud_div => uart_baud_div,
  385:
                           i_mcu_iobus_mosi => iobus_mosi,
                           o_mcu_iobus_miso => uart_rx_iobus_miso,
  386:
  387:
                           full => uart_rx_full,
                           empty => uart_rx_empty,
rxd => uart_rxd
  388:
  389:
  390:
                 );
  391:
  392:
  393:
                 wifi_baud_div <= conv_integer(gpo(GPIO_WIFI_BAUD_DIV));</pre>
  394:
  395:
  396:
                 gpi(GPIO_WIFI_STATUS) <= (</pre>
  397:
                           0 => wifi_rx_empty,
1 => wifi_rx_full,
  398:
  399:
  400:
                           2 => wifi rxd i.
```

Fri Jul 24 15:27:13 2015

```
Fri Jul 24 15:27:13 2015
                                                                                      5
./mcu/cpt_mcu.vhd
  401:
                        4 => wifi_tx_empty,
  402:
                        5 => wifi_tx_full,
others => '0'
  403:
  404:
               );
  405:
  406:
  407:
                wifi_tx : cpt_fast_uart_tx
               408:
  409:
  410:
                        DEVICE_ID_MASK => IOBUS_DEVICE_ID_MASK
  411:
  412:
               port map (
  413:
                        clk => i_clk,
                        reset => i_reset,
enable => '1',
baud_div => wifi_baud_div,
  414:
  416:
                        i_mcu_iobus_mosi => iobus_mosi,
o_mcu_iobus_miso => wifi_tx_iobus_miso,
  417:
  418:
  419:
                        empty => wifi_tx_empty,
                        full => wifi_tx_full,
  420:
  421:
                        txd => wifi_txd
               );
  422:
  423:
  424:
  425:
               wifi enable <= qpo(GPIO WIFI ENABLE)(1 downto 0);
  426:
  427:
                --o_wifi_txd <= wifi_txd;
               o_wifi_rst <= wifi_enable(0);
o_wifi_ch_pd <= wifi_enable(1);</pre>
  428:
  429:
  430:
  431:
  432:
  433:
                wifi_rxd_oe_n <= not gpo(GPIO_WIFI_RXD_OUTPUT_ENABLE)(0);</pre>
  434:
                wifi_rxd_o <= gpo(GPIO_WIFI_RXD)(0);
  435:
  436:
                gpi(GPIO WIFI RXD)(0) <= wifi rxd i;</pre>
  437:
  438:
                wifi_rxd_iobuf : iobuf
  439:
               port map (
     io => io_wifi_rxd,
  440:
                        i => wifi_rxd_o,
o => wifi_rxd_i,
  441:
  442:
                        t => wifi_rxd_oe_n
  443:
  444:
  445:
  446:
  447:
                wifi_gpio_oe_n <= not gpo(GPIO_WIFI_GPIO_OUTPUT_ENABLE)(2 downto 0);</pre>
                wifi_gpo <= gpo(GPIO_WIFI_GPIO)(2 downto 0);</pre>
  448:
                gpi(GPIO_WIFI_GPIO)(2 downto 0) <= wifi_gpi;</pre>
  449:
  450:
  451:
  452:
                wifi_gpio0_iobuf : iobuf
  453:
                port map (
  454:
                        io => io wifi gpio0,
                        i => wifi_gpo(0),
  455:
  456:
                        o => wifi_gpi(0),
                        t => wifi_gpio_oe_n(0)
  457:
  458:
  459:
                wifi_gpio2_iobuf : iobuf
  460:
  461:
               port map (
                        io => io_wifi_gpio2,
  462:
  463:
                        i => wifi qpo(2),
  464:
                        o => wifi_gpi(2),
  465:
                        t => wifi_gpio_oe_n(2)
  466:
  467:
  468:
  469:
               wifi_rx_src <= gpo(GPIO_WIFI_RX_SRC)(0);
  470:
               471:
  472:
  473:
                        wifi_txd when '1';
                                                   -- loopback
  474:
  475:
  476:
                wifi_rx_empty_n <= not wifi_rx_empty;</pre>
  477:
  478:
                wifi_rx : cpt_fast_uart_rx
  479:
                generic map (
                        DEVICE_ID => wifi_RX_DEVICE_ID,
  480:
  481:
                        DEVICE_ID_MASK => IOBUS_DEVICE_ID_MASK
  482:
               port map (
  483:
  484:
                        clk => i_clk,
                        reset => i_reset,
enable => '1',
  485:
  486:
                        baud_div => wifi_baud_div,
  487:
  488:
                        i_mcu_iobus_mosi => iobus_mosi,
                        o_mcu_iobus_miso => wifi_rx_iobus_miso,
  489:
  490:
                        full => wifi_rx_full,
  491:
                        empty => wifi_rx_empty,
rxd => wifi_rxd
  492:
  493:
               );
  494:
  495:
  496:
  497:
  498:
  499:
                debug_output_enable <= gpo(GPIO_DEBUG_OUTPUT_ENABLE)(0);</pre>
  500:
                o_debug_output_enable <= debug_output_enable;
```

```
501:
502:
              debug_src <= conv_integer(gpo(GPIO_DEBUG_SRC));
o_debug_src <= debug_src;</pre>
503:
504:
505:
506:
               ovm0_enable <= gpo(GPIO_OVM_ENABLE)(0);</pre>
507:
              debug_ovm0_enable <= '0' when debug_output_enable = '1' else ovm0_enable;
508:
               ovm1_enable <= gpo(GPIO_OVM_ENABLE)(1);</pre>
510:
               ovm2_enable <= gpo(GPIO_OVM_ENABLE)(2);</pre>
              ovm3_enable <= gpo(GPIO_OVM_ENABLE)(3);</pre>
511:
513:
               gpi(GPIO_OVM_ENABLE) <= gpo(GPIO_OVM_ENABLE);</pre>
514:
               ovm_dev_addr <= gpo(GPIO_OVM_DEV_ADDR)(6 downto 0);</pre>
516:
               ovm xvclk div <= conv integer(qpo(GPIO OVM XVCLK DIV));
517:
519:
              ovm_scl_clk_div <= conv_integer(gpo(GPIO_OVM_SCL_CLK_DIV));</pre>
520:
521:
522:
               incl sccb :
523:
              if ( INCLUDE_SCCB = "TRUE" ) generate
524:
525:
526:
                        o ovm0 sccb mosi.pwdn <= not debug ovm0 enable;
527:
528:
                        ovm0_xvclk_clkout : cpt_clkout
529:
                        port map (
530:
                                 i_enable => debug_ovm0_enable,
                                 i clk => i clk.
531:
                                 i_clk_div => ovm_xvclk_div,
532:
533:
                                 o_clk => o_ovm0_sccb_mosi.xvclk
                        );
534:
535:
536:
                        ovm0_iobus_sccb : cpt_iobus_sccb
537:
                        generic map (
538:
                                 DEVICE_ID => OVMO_DEVICE_ID,
539:
                                 DEVICE_ID_MASK => IOBUS_DEVICE_ID_MASK
540:
541:
                        port map (
                                 i_clk => i_clk,
i_enable => debug_ovm0_enable,
542:
543:
                                 i_iobus_mosi => iobus_mosi,
                                 o_iobus_miso => ovm0_iobus_miso,
i_dev_addr => ovm_dev_addr,
545:
546:
547:
                                 i_scl_clk_div => ovm_scl_clk_div,
                                 io_scl => io_ovm0_sccb_bidir.scl,
io_sda => io_ovm0_sccb_bidir.sda
548:
549:
550:
                        );
551:
552:
553:
554:
                        o_ovml_sccb_mosi.pwdn <= not ovml_enable;
556:
557:
                        ovm1_xvclk_clkout : cpt_clkout
                        port map (
                                 i_enable => ovm1_enable,
i_clk => i_clk,
559:
560:
                                 i_clk_div => ovm_xvclk_div,
562:
                                 o_clk => o_ovm1_sccb_mosi.xvclk
                        );
563:
564:
565:
                        \verb|ovml_iobus_sccb| : cpt_iobus_sccb|
566:
                        generic map (
567:
                                 DEVICE_ID => OVM1_DEVICE_ID,
568:
                                 DEVICE_ID_MASK => IOBUS_DEVICE_ID_MASK
569:
570:
                        port map (
                                 i_clk => i_clk,
571:
572:
                                 i_enable => ovm1_enable,
573:
                                 i_iobus_mosi => iobus_mosi,
                                 o_iobus_miso => ovml_iobus_miso,
i_dev_addr => ovm_dev_addr,
574:
575:
576:
                                 i_scl_clk_div => ovm_scl_clk_div,
                                 io_scl => io_ovml_sccb_bidir.scl,
io_sda => io_ovml_sccb_bidir.sda
577:
578:
579:
580:
582:
                        o_ovm2_sccb_mosi.pwdn <= not ovm2_enable;
583:
584:
                        ovm2_xvclk_clkout : cpt_clkout
585:
                        port map (
                                 i_enable => ovm2_enable,
586:
587:
                                 i_clk => i_clk,
                                 i_clk_div => ovm_xvclk_div,
o_clk => o_ovm2_sccb_mosi.xvclk
588:
589:
590:
                        );
591:
                        ovm2_iobus_sccb : cpt_iobus_sccb
592:
593:
                        generic map (
                                 DEVICE ID => OVM2 DEVICE ID.
594:
                                 DEVICE_ID_MASK => IOBUS_DEVICE_ID_MASK
595:
596:
597:
                        port map (
598:
                                 i_clk => i_clk,
599:
                                 i_enable => ovm2_enable,
600:
                                 i iobus mosi => iobus mosi.
```

```
./mcu/cpt_mcu.vhd
                                              Fri Jul 24 15:27:13 2015
  601:
                                         o_iobus_miso => ovm2_iobus_miso,
  602:
                                         i_dev_addr => ovm_dev_addr,
i_scl_clk_div => ovm_scl_clk_div,
  603:
  604:
                                         io_scl => io_ovm2_sccb_bidir.scl,
                                         io_sda => io_ovm2_sccb_bidir.sda
  605:
  606:
                              );
  607:
  608:
                              o_ovm3_sccb_mosi.pwdn <= not ovm3_enable;
  610:
                              ovm3_xvclk_clkout : cpt_clkout
  611:
                             613:
  614:
  616:
617:
                                         o_clk => o_ovm3_sccb_mosi.xvclk
                              );
                              ovm3_iobus_sccb : cpt_iobus_sccb
  619:
                              generic map (
    DEVICE_ID => OVM3_DEVICE_ID,
    DEVICE_ID_MASK => IOBUS_DEVICE_ID_MASK
  620:
  621:
  622:
  623:
                              port map (
                                        i_clk => i_clk,
  625:
                                        i_clk => i_clk,
i_enable => ovm3_enable,
i_iobus_mosi => iobus_mosi,
o_iobus_miso => ovm3_iobus_miso,
i_dev_addr => ovm_dev_addr,
i_scl_clk_div => ovm_scl_clk_div,
io_scl => io_ovm3_sccb_bidir.scl,
io_sda => io_ovm3_sccb_bidir.sda
  626:
  627:
  628:
  629:
  630:
  631:
  632:
                              );
  633:
  634:
  635:
  636:
637:
                   end generate incl_sccb;
  638:
  639:
  640:
  641: end Behavioral;
  642:
```

```
./mcu/cpt_timer.vhd
    1:
    2:
    3: -- Basic Microblaze IO bus timer device
    4:
    5: -- This timer is implemented with a software-writable 32-bit register and a hardware counter.
6: -- When a value is written to the timer register, the counter resets to zero and begins counting up.
7: -- The IO bus Ready line is held low until the counter value is equal to the register value.
    8: -- Program execution is halted until Ready is set high.
   10: -- TODO: Are interrupts blocked while waiting for Ready? (probably...)
   11:
   12: library ieee;
   13: use ieee.std_logic_1164.all;
   14: use ieee.std_logic_arith.all;
   15: use ieee.std_logic_unsigned.all;
   16:
   17:
   18: library mcu;
   19: use mcu.pkg_mcu.all;
   20:
   21: library util;
   22: use util.pkg_util.all;
   23:
   24:
   25: entity cpt timer is
   26:
   27:
                          DEVICE ID : std logic vector(31 downto 0);
   28:
                          DEVICE_ID_MASK : std_logic_vector(31 downto 0);
   29:
   30:
                          MCU_FREQUENCY : integer
   31:
                );
   32:
   33:
                port (
                          i clk : in std logic;
   34:
                          i_mcu_iobus_mosi : in typ_mcu_iobus_mosi;
o_mcu_iobus_miso : out typ_mcu_iobus_miso
   35:
   36:
   37:
                 );
   39: end cpt_timer;
   40:
   41: architecture Behavioral of cpt_timer is
   42:
                 signal clk_pgate : std_logic := '0';
   43:
                 signal ready : std_logic := '1';
   45:
                 signal max_count : integer := 1;
   46:
                 signal enable : std_logic := '0';
   47:
                 signal enable_n : std_logic := '0';
   48:
   49: begin
   50:
                 o_mcu_iobus_miso.ready <= ready;
   51:
   52:
   53:
   54:
                 -- Timer register
   55:
                 process(i_clk)
   56:
                          if ( rising_edge(i_clk) and i_mcu_iobus_mosi.write_strobe = '1' ) then
   57:
                                   if ( (i_mcu_iobus_mosi.address and DEVICE_ID_MASK) = (DEVICE_ID and DEVICE_ID_MASK) ) then
   58:
   59:
                                             max_count <= conv_integer(i_mcu_iobus_mosi.write_data);</pre>
                                   end if;
   60:
                          end if;
   62:
                 end process;
   63:
   64:
                 -- Counter controller
                 -- Counter is enabled on writes to the timer register, -- and disabled when Ready is asserted on timer expiry
   65:
   66:
   67:
                 process(i_clk)
   68:
                 begin
   69:
                          if ( rising_edge(i_clk) ) then
   70:
                                   if ( i_mcu_iobus_mosi.write_strobe = '1' ) then
                                            if ( (i_mcu_iobus_mosi.address and DEVICE_ID_MASK) = (DEVICE_ID and DEVICE_ID_MASK) ) then
    enable <= '1';</pre>
   71:
   72:
   73:
                                             else
                                                      enable <= '0';
   74:
   75:
                                             end if;
                                   elsif ( ready = '1' ) then
   76:
                                            enable <= '0';
   77:
                                   end if;
   78:
   79:
                          end if:
                 end process;
   80:
   81:
   82:
                 enable n <= not enable;
   83:
   84:
   85:
                 -- Counter clock enable generator
                 -- Produces a positive single-cycle pulse once per microsecond
   86:
   87:
                 timer_clk_gate : cpt_clk_gate
   88:
                 port map (
                          i_clk => i_clk,
   89:
   90:
                          i_enable => enable,
   91:
                          i_div => MCU_FREQUENCY/2000000, -- 1 us per cycle (n.b. cpt_clk_gate divides by 2 internally)
   92:
                          o clk pgate => clk pgate,
   93:
                          o_clk_ngate => open
   94:
   95:
   96:
                 -- Timer counter
   97:
                 cycle_counter : cpt_upcounter
   98:
                 generic map (
   99:
                          INIT => 1
```

Tue Jul 14 19:24:39 2015

```
2: library ieee;
  3: use ieee.std_logic_1164.all;
  4: use ieee.std_logic_unsigned.all;
  6: entity i2c_master is
       generic(
         input_clk : integer := 50_000_000; --input clock speed from user logic in hz bus_clk : integer := 400_000); --speed the i2c bus (scl) will run at in hz
  8:
10:
        port(
 11:
        clk
                                std logic;
                                                                   --system clock
                                std_logic;
          reset_n : in
                                                                   --active low reset
 13:
          ena
                    : in
                                std_logic;
                                                                   --latch in command
         addr : in
                                std_logic_vector(6 downto 0); --address of target slave
 14:
                                std_logic;
                                                                   --'0' is write,
                                                                                      '1' is read
 16:
          data_wr : in
                                std_logic_vector(7 downto 0); --data to write to slave
                                                                  --indicates transaction in progress
 17:
          busy
                     : out
                                std logic;
          data_rd : out
                                std_logic_vector(7 downto 0); --data read from slave
                                                                   --flag if improper acknowledge from slave
          ack_error : buffer std_logic;
 19:
                                                                   --serial data output of i2c bus
         sda : inout std_logic;
scl : inout std_logic);
 20:
                                                                   --serial clock output of i2c bus
 21:
22: end i2c master;
 23:
 24: architecture logic of i2c_master is
       constant divider : integer := (input_clk/bus_clk)/4; --number of clocks in 1/4 cycle of scl
25:
        type machine is(ready, start, command, slv_ack1, wr, rd, slv_ack2, mstr_ack, stop); --needed states
 26:
 27:
                                                                        --state machine
        signal state
                                  machine;
                            : mac...
: std_logic;
       signal data_clk
                                                                       --data clock for sda
 28:
        signal data_clk_prev : std_logic;
                                                                       --data clock during previous system clock
 29:
                            : std_logic;
: std_logic := '0';
 30:
        signal scl_clk
                                                                       --constantly running internal scl
                                                                       --enables internal scl to output
 31:
       signal scl ena
                          --internal sda --enables internal sda to output

std_logic_vector(7 downto 0);
std_logic_vector(7 downto 0);
std_logic_vector(7 downto 0);
std_logic_vector(7 downto 0);
integer range 0 to 7 := 7;
std_logic := '0';

--internal sda --enables internal sda to output
--latched in address and read/write
--latched in data to write to slave
--data received from slave
--tracks bit number in transaction
--identifies if -'
--identifies if -'
 32:
       signal sda_int
 33:
        signal sda_ena_n
       signal addr rw
 34:
       signal data_tx
 35:
 36:
        signal data rx
 37:
       signal bit cnt
       signal stretch
                                                                       --identifies if slave is stretching scl
39: begin
40:
          generate the timing for the bus clock (scl_clk) and the data clock (data_clk)
 41:
       process(clk, reset_n)
 42:
          variable count : integer range 0 to divider*4; --timing for clock generation
 43:
          if(reset_n = '0') then
 45:
                                                      --reset asserted
           stretch <= '0';
 46:
 47:
            count := 0;
          elsif(clk'event and clk = '1') then
 48:
 49:
            data_clk_prev <= data_clk;</pre>
                                                      --store previous value of data clock
            if(count = divider*4-1) then
count := 0;
 50:
                                                      --end of timing cycle
 51:
                                                      --reset timer
 52:
            elsif(stretch = '0') then
                                                      --clock stretching from slave not detected
 53:
             count := count + 1;
                                                     --continue clock generation timing
 54:
            end if;
            case count is
            when 0 to divider-1 =>
scl_clk <= '0';</pre>
 56:
                                                     --first 1/4 cycle of clocking
 57:
                 data_clk <= '0';
              when divider to divider*2-1 => --second 1/4 cycle of clocking
scl_clk <= '0';</pre>
 59:
 60:
                 data_clk <= '1';
              when divider*2 to divider*3-1 => --third 1/4 cycle of clocking
 62:
                 scl_clk <= '1';
 63:
                                                      --release scl
                 if(scl = '0') then
                                                      --detect if slave is stretching clock
 64:
                  stretch <= '1';
 65:
                 else
 66:
 67:
                  stretch <= '0';
 68:
                 end if;
                 data_clk <= '1';
 69:
 70:
               when others =>
                                                      --last 1/4 cycle of clocking
                scl_clk <= '1';
 71:
 72:
                 data_clk <= '0';
            end case;
 73:
 74:
          end if;
 75:
        end process
 76:
 77:
        --state machine and writing to sda during scl low (data clk rising edge)
 78:
        process(clk, reset_n)
 79:
        begin
         if(reset n = '0') then
 80:
                                                       --reset asserted
           state <= ready;
 81:
                                                       --return to initial state
            busy <= '1';
                                                       --indicate not available
--sets scl high impedance
82:
            scl_ena <= '0';
 83:
            sda_int <= '1';
                                                       --sets sda high impedance
 85:
            ack_error <= '0';
                                                       --clear acknowledge error flag
            bit_cnt <= 7;
data_rd <= "00000000";
 86:
                                                       --restarts data bit counter
                                                       --clear data read port
 87:
          elsif(clk'event and clk = '1') then
 88:
            if(data_clk = '1' and data_clk_prev = '0') then --data clock rising edge
 89:
 90:
              case state is
 91:
                when ready =>
if(ena = '1') then
busy <= '1';</pre>
                                                         --idle state
 92:
                                                         --transaction requested
 93:
                                                          --flag busy
                     addr_rw <= addr & rw;
 94:
                                                         --collect requested slave address and command
                     data_tx <= data_wr;
 95:
                                                         --collect requested data to write
 96:
                     state <= start;
                                                         --go to start bit
 97:
                                                         --remain idle
                   else
 98:
                     busy <= '0';
                                                          --unflag busy
 99:
                     state <= ready;
                                                         --remain idle
100:
                   end if;
```

```
./mcu/i2c_master.vhd Tue Jul 14 19:24:40 2015
```

```
101:
               when start =>
                                                     --start bit of transaction
102:
                 busy <= '1';
                                                     --resume busy if continuous mode
--set first address bit to bus
                  sda_int <= addr_rw(bit_cnt);
103:
                  state <= command;
104:
                                                     --go to command
                                                     --address and command byte of transaction
105:
                when command =>
                 if(bit_cnt = 0) then
106:
                                                     --command transmit finished
107:
                   sda_int <= '1';
                                                     --release sda for slave acknowledge
--reset bit counter for "byte" states
                    bit cnt <= 7;
108:
                    state <= slv_ack1;
                                                     --go to slave acknowledge (command)
110:
                  else
                                                     --next clock cycle of command state
                  bit_cnt <= bit_cnt - 1;
                                                     --keep track of transaction bits
111:
                    sda_int <= addr_rw(bit_cnt-1); --write address/command bit to bus
113:
                   state <= command;
                                                     --continue with command
                  end if;
114:
                when slv_ack1 =>
                                                     --slave acknowledge bit (command)
                  if(addr_rw(0) = '0') then
                   f(addr_rw(0) = '0') then --write command
sda_int <= data_tx(bit_cnt); --write first bit of data
116:
117:
118:
                                                      --go to write byte
119:
                  else
                                                     --read command
                                                     --release sda from incoming data
                   sda_int <= '1';
120:
                    state <= rd;
                                                     --go to read byte
121:
122:
                  end if:
123:
                when wr =>
                                                     --write byte of transaction
124:
                  busy <= '1';
                                                     --resume busy if continuous mode
125:
                  if(bit cnt = 0) then
                                                     --write byte transmit finished
                                                     --release sda for slave acknowledge
--reset bit counter for "byte" states
                   sda_int <= '1';
126:
                    bit_cnt <= 7;
127:
                                                     --go to slave acknowledge (write)
                    state <= slv_ack2;
128:
                                                     --next clock cycle of write state
129:
130:
                    bit cnt <= bit cnt - 1;
                                                     --keep track of transaction bits
                    sda_int <= data_tx(bit_cnt-1); --write next bit to bus
131:
132:
                    state <= wr;
                                                     --continue writing
133:
                  end if;
                when rd =>
                                                     --read byte of transaction
134:
                  busy <= '1';
135:
                                                     --resume busy if continuous mode
                  136:
137:
                                           --acknowledge the byte has been received
138:
                      sda_int <= '0';
139:
                    else
                                                     --stopping or continuing with a write
                     sda_int <= '1';
                                                     --send a no-acknowledge (before stop or repeated start)
140:
141:
                    bit_cnt <= 7;
                                                     --reset bit counter for "byte" states
142:
                    data_rd <= data_rx;
                                                     --output received data
143:
                                                     --go to master acknowledge
144:
                    state <= mstr ack;
                                                     --next clock cycle of read state
--keep track of transaction bits
145:
                  else
146:
                    bit_cnt <= bit_cnt - 1;
147:
                    state <= rd;
                                                     --continue reading
148:
                  end if;
149:
                when slv_ack2 =>
                                                     --slave acknowledge bit (write)
                  if(ena = '1') then
busy <= '0';</pre>
150:
                                                     --continue transaction
                                                     --continue is accepted
151:
                    addr_rw <= addr & rw;
152:
                                                     --collect requested slave address and command
153:
                    data_tx <= data_wr;
if(addr_rw = addr & rw) then
                                                     --collect requested data to write
154:
                                                     --continue transaction with another write
155:
                      sda_int <= data_wr(bit_cnt); --write first bit of data
156:
                      state <= wr;
                                                     --go to write byte
                                                     --continue transaction with a read or new slave
157:
                    else
                     state <= start;
                                                     --go to repeated start
158:
159:
                    end if;
                                                     --complete transaction
160:
                  else
161:
                    state <= stop;
                                                     --go to stop bit
162:
                  end if;
                when mstr_ack =>
                                                     --master acknowledge bit after a read
163:
                  if(ena = '1') then
busy <= '0';
                                                     --continue transaction
164:
                                                     --continue is accepted and data received is available on bus --collect requested slave address and command
165:
                    addr_rw <= addr & rw;
166:
167:
                    data_tx <= data_wr;
                                                     --collect requested data to write
                   if(addr_rw = addr & rw) then
sda_int <= '1';</pre>
                                                     --continue transaction with another read
--release sda from incoming data
168:
169:
170:
                      state <= rd;
                                                     --go to read byte
                                                     --continue transaction with a write or new slave
171:
                    else
                                                     --repeated start
172:
                     state <= start;
173:
                    end if;
                  else
174:
                                                     --complete transaction
175:
                   state <= stop;
                                                     --go to stop bit
176:
                  end if;
                                                     --stop bit of transaction --unflag busy
177:
               when stop =>
178:
                  busy <= '0';
179:
                  state <= ready;
                                                     --go to idle state
             end case;
180:
            elsif(data_clk = '0' and data_clk_prev = '1') then --data clock falling edge
181:
182:
             case state is
               when start =>
183:
                  if(scl_ena = '0') then
184:
                                                            --starting new transaction
                   scl_ena <= '1';
185:
                                                            --enable scl output
                    ack_error <= '0';
                                                             --reset acknowledge error output
186:
                  end if;
187:
188:
                when slv_ack1 =>
                                                            --receiving slave acknowledge (command)
                 if (sda /= '0' or ack_error = '1') then --n-acknowledge or previous no-acknowledge ack_error <= '1'; --set error output if no-acknowledge
189:
190:
191:
                  end if;
192:
                when rd =>
                                                             --receiving slave data
193:
                  data_rx(bit_cnt) <= sda;
                                                             --receive current slave data bit
                                                             --receiving slave acknowledge (write)
194:
                when slv_ack2 =>
                 if(sda /= '0' or ack_error = '1') then --no-acknowledge or previous no-acknowledge
195:
196:
                   ack_error <= '1';
                                                             --set error output if no-acknowledge
197:
                  end if;
198:
                when stop =>
199:
                  scl_ena <= '0';
                                                             --disable scl
                when others =>
200:
```

```
2: -- MCU package
  4:
  5: library ieee;
  6: use ieee.std_logic_1164.all;
 8: library mctl;
  9: use mctl.pkg_mctl.all;
10:
11: library cctl;
 12: use cctl.pkg_cctl.all;
13: use cctl.pkg_ovm.all;
14:
16:
17: package pkg_mcu is
            19:
              20:
 21:
 22:
             -- These must match the #defines in ..SW/src/iobus.h
 23:
             constant N_GPIOS : integer := 16#C0#;
 24:
 25:
              -- GPIOs between 0x00 and 0x7F are external to cpt mcu
 26:
 27:
              constant GPIO_ERROR_LED
                                                         : integer := 16#00#;
                                                                 : integer := 16#01#;
: integer := 16#02#;
 28:
              constant GPIO LEDS1
 29:
             constant GPIO_LEDS2
 30:
              constant GPIO ERROR LED SRC
                                                         : integer := 16#10#;
 31:
              constant GPIO_LEDS_SRC
constant GPIO_LEDCLK_DIV
                                                         : integer := 16#11#;
 32:
 33:
                                                         : integer := 16#12#;
              constant GPIO_LED_LATCH_DIV
                                                         : integer := 16#13#;
 34:
 35:
                                                         : integer := 16#18#;
 36:
              constant GPIO_FLASH_CLK_DIV
              constant GPIO_FLASH_ON
                                                         : integer := 16#19#;
 37:
                                                         : integer := 16#1A#;
 38:
              constant GPIO_FLASH_MAX
 39:
 40:
              constant GPIO_DEBUG0
                                                         : integer := 16#20#;
              constant GPIO_DEBUG
                                                                 : integer := 16#21#;
 41:
                                                         : integer := 16#22#;
 42:
              constant GPIO_DEBUG_SRC
 43:
              constant GPIO_PROBE_ENABLE
                                                         : integer := 16#30#;
              constant GPIO_PROBE_CLEAR
                                                         : integer := 16#31#;
: integer := 16#32#;
 45:
 46:
              constant GPIO_PROBE_SRC
 47:
              constant GPIO_PROBE_LATCH_DIV : integer := 16#33#;
                                           : integer := 16#34#;
 48:
              constant GPTO PROBE LOW
 49:
              constant GPIO_PROBE_HIGH
 50:
              constant GPIO_PROBE_FALL
                                                         : integer := 16#36#;
                                                         : integer := 16#37#;
 51:
              constant GPIO PROBE RISE
 52:
 53:
 54:
              constant GPIO OVM BRAM ENABLE
                                                         : integer := 16#40#;
              constant GPIO_OVM_MUX_ENABLE
                                                         : integer := 16#41#;
 56:
              constant GPIO_OVMO_LINE_OFFSET : integer := 16#44#;
constant GPIO_OVM1_LINE_OFFSET : integer := 16#45#;
 57:
 58:
              constant GPIO_OVM2_LINE_OFFSET : integer := 16#46#;
constant GPIO_OVM3_LINE_OFFSET : integer := 16#47#;
 59:
 60:
 61:
 62:
              constant GPIO_OVM_FRAME_ADDR0
                                                : integer := 16#48#;
              constant GPIO_OVM_FRAME_ADDR1 : integer := 16#48#;
constant GPIO_OVM_FRAME_ADDR2 : integer := 16#49#;
constant GPIO_OVM_FRAME_ADDR2 : integer := 16#48#;
constant GPIO_OVM_FRAME_ADDR3 : integer := 16#48#;
 63:
 64:
 65:
 66:
 67:
              constant GPIO_OVM_PCLK
                                                          : integer := 16#4C#;
              constant GPIO_OVM_HREF
constant GPIO_OVM_VSYNC
                                                         : integer := 16#4D#;
: integer := 16#4E#;
 68:
 69:
 70:
 71:
 72:
              constant GPIO_RAM_ERROR_STATUS0 : integer := 16#50#;
 73:
              constant GPIO_RAM_ERROR_STATUS1 : integer := 16#51#;
              constant GPIO_RAM_ERROR_STATUS2 : integer := 16#52#;
constant GPIO_RAM_ERROR_STATUS3 : integer := 16#53#;
 74:
 75:
 76:
              constant GPIO_RAM_STATUS
                                                         : integer := 16#54#;
 77:
 78:
              constant GPIO_VGA_FIXED_ENABLE : integer := 16#60#;
              constant GPIO_VGA_SRC
constant GPIO_VGA_TEST_ENABLE : integer := 16#62#;
 79:
                                                         : integer := 16#61#;
 80:
              constant GPIO_VGA_TEST_MODE
                                                         : integer := 16#63#;
 81:
 82:
             83:
 84:
 85:
 86:
 87:
              constant GPIO_VGA_MID_LINE OFFSET
                                                         : integer := 16#68#;
 88:
 89:
 90:
 91:
              -- GPIOs between 0x80 and 0xFF are internal to cpt_mcu
 92:
 93:
                                                         : integer := 16#80#;
              constant GPIO OVM ENABLE
 94:
              constant GPIO_OVM_XVCLK_DIV
 95:
                                                : integer := 16#81#;
              constant GPIO_OVM_SCL_CLK_DIV : integer := 16#82#;
 96:
 97:
              constant GPIO_OVM_DEV_ADDR
                                                         : integer := 16#83#;
 98:
99:
              constant GPIO_UART_BAUD_DIV
                                                : integer := 16#90#;
                                                          : integer := 16#91#;
100:
              constant GPIO UART RX SRC
```

```
Fri Jul 24 17:17:18 2015
./mcu/pkg_mcu.vhd
                constant GPIO_UART_TX_SRC
  101:
                                                              : integer := 16#92#;
  102:
                 constant GPIO_UART_STATUS
                                                               : integer := 16#93#;
  103:
  104:
                 constant GPIO_WIFI_BAUD_DIV
                                                               : integer := 16#A0#;
                 constant GPIO_WIFI_RX_SRC
constant GPIO_WIFI_TX_SRC
  105:
                                                               : integer := 16#A1#;
                                                               : integer := 16#A2#;
  106:
  107:
                 constant GPIO_WIFI_STATUS
                                                               : integer := 16#A3#;
  108:
                 constant GPIO_WIFI_ENABLE
                                                               : integer := 16#A4#;
  110:
                 constant GPTO WIFT RXD
                                                               : integer := 16#A5#;
  111:
                 constant GPIO_WIFI_RXD_OUTPUT_ENABLE
                                                               : integer := 16#A6#;
  113:
                 constant GPIO WIFI GPIO
                                                               : integer := 16#A7#;
  114:
                 constant GPIO_WIFI_GPIO_OUTPUT_ENABLE : integer := 16#A8#;
  116:
                 constant GPIO DEBUG OUTPUT ENABLE
                                                                        : integer := 16#B0#;
  117:
  119:
  120:
                 121:
                 -- Type definitions
  122:
  123:
  124:
                 --subtype typ_mcu_word is std_logic_vector(31 downto 0);
                 type typ_mcu_word_array is array (0 to N_GPIOS-1) of std_logic_vector(31 downto 0);
  125:
  126:
  127:
                 -- Microblaze IOBus signals (see ds865 pg3)
                 -- Master: microblaze
  128:
                 -- Slaves: custom peripherals
  129:
  130:
                 type typ_mcu_iobus_miso is record
                         read_data : std_logic_vector(31 downto 0);
  131:
                          ready : std_logic;
  132:
  133:
                 end record;
  134:
  135:
                 constant init_mcu_iobus_miso : typ_mcu_iobus_miso := (
                          read_data => x"FFFFFFFF",
ready => '0'
  136:
  137:
  138:
  139:
                 type typ mcu iobus mosi is record
  140:
                          addr_strobe : std_logic;
  141:
                          read_strobe : std_logic;
write_strobe : std_logic;
  142:
  143:
                          address : std_logic_vector(31 downto 0);
  144:
                          byte_enable : std_logic_vector(3 downto 0);
write_data : std_logic_vector(31 downto 0);
  145:
  146:
  147:
  148:
  149:
                 constant init_mcu_iobus_mosi : typ_mcu_iobus_mosi := (
                         addr_strobe => '0', read strobe => '0',
  150:
  151:
  152:
                          write_strobe => '0'
  153:
                          address => x"FFFFFFF",
  154:
                          byte enable => x"F"
                          write_data => x"FFFFFFF"
  155:
  156:
                );
  157:
                 159:
                 -- Component definitions
  160:
  162:
  163:
                 -- Soft-core processor
                 -- References cpt_microblaze.xco generated core
  164:
  165:
                 component cpt microblaze
  166:
                         port (
  167:
                                   Clk : IN STD_LOGIC;
                                   Reset : IN STD_LOGIC;
IO_Addr_Strobe : OUT STD_LOGIC;
  168:
  169:
  170:
                                   IO_Read_Strobe : OUT STD_LOGIC;
                                   IO_Write_Strobe : OUT STD_LOGIC;
IO_Address : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
  171:
  172:
                                   IO_Byte_Enable : OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
IO_Write_Data : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
IO_Read_Data : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
  173:
  174:
  175:
                                   IO_Ready : IN STD_LOGIC;
UART_Rx : IN STD_LOGIC;
UART_Tx : OUT STD_LOGIC;
  176:
  177:
  178:
                                   UART_Interrupt : OUT STD_LOGIC;
GPO1 : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
GPO2 : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
  179:
  180:
                                   GPO3 : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
GPO4 : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
  182:
  183:
  184:
                                   GPI1 : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
                                   GPI1_Interrupt : OUT STD_LOGIC;
GPI2 : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
  185:
  186:
  187:
                                   GPI2_Interrupt : OUT STD_LOGIC;
                                   GPI3 : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
  188:
                                   GPI3_Interrupt : OUT STD_LOGIC;
  189:
  190:
                                   GPI4 : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
  191:
                                   GPI4_Interrupt : OUT STD_LOGIC;
INTC_Interrupt : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
  192:
  193:
                                   INTC_IRQ : OUT STD_LOGIC
  194:
                          );
                 end component;
  195:
  196:
                 -- Data link between the Microblaze IOBus and external RAM via the MCB
  197:
  198:
                 component cpt_iobus_mport
  199:
                          generic (
                                   DEVICE_ID : std_logic_vector(31 downto 0);
  200:
```

```
Fri Jul 24 17:17:18 2015
./mcu/pkg_mcu.vhd
  201:
                                     DEVICE_ID_MASK : std_logic_vector(31 downto 0)
  202:
  203:
                           port (
                                      i_clk : in std_logic;
  204:
                                      i_mcu_iobus_mosi : in typ_mcu_iobus_mosi;
o_mcu_iobus_miso : out typ_mcu_iobus_miso;
  205:
  206:
  207:
                                      i_mctl_mport_mosi : in typ_mctl_mport_mosi;
                                      o_mctl_mport_miso : out typ_mctl_mport_miso
  208:
  210:
                  end component;
  211:
                  component cpt_i2c is
  213:
                           port (
                                      i_clk : in std_logic;
i_enable : in std_logic;
  214:
  216:
                                      i_scl_clk_div : in integer;
                                      i_addr : in std_logic_vector(6 downto 0);
  217:
                                      o_rd_data : out std_logic_vector(7 downto 0);
  219:
                                      o_rd_data_strobe : out std_logic;
                                      i_rd_start : in std_logic;
  220:
                                      o_rd_done : out std_logic;
  221:
                                      i_wr_data_available : in std_logic;
i_wr_data : in std_logic_vector(7 downto 0);
  222:
  223:
  224:
                                      o_wr_data_strobe : out std_logic;
                                      i_wr_start : in std_logic;
o_wr_done : out std_logic;
  225:
  226:
                                      io_i2c_scl : inout std_logic;
io_i2c_sda : inout std_logic
  227:
  228:
  229:
  230:
                  end component;
  231:
  232:
                  component cpt_iobus_sccb is
  233:
                           generic (
                                      DEVICE_ID : std_logic_vector(31 downto 0);
  234:
                                      DEVICE_ID_MASK : std_logic_vector(31 downto 0)
  235:
  236:
                            );
  237:
                            port (
  238:
                                      i_clk : in std_logic;
  239:
                                      i_enable : in std_logic;
i_iobus_mosi : in typ_mcu_iobus_mosi;
  240:
                                      o_iobus_miso : out typ_mcu_iobus_miso;
  241:
                                      i_dev_addr : in std_logic_vector(6 downto 0);
i_scl_clk_div : in integer;
  242:
  243:
                                     io_scl : inout std_logic;
io_sda : inout std_logic
  245:
  246:
                           );
  247:
                  end component;
  248:
  249:
                   - Microblaze core with custom peripherals
  250:
                  component cpt_mcu is
  251:
                           generic (
  252:
                                      INCLUDE_IOBUS_MPORT : string := "TRUE";
  253:
                                      INCLUDE_SCCB : string := "TRUE"
  254:
                            );
                           port (
  256:
                                      i_clk : in std_logic;
  257:
                                      i_reset : in std_logic;
  259:
                                      o_debug_output_enable : out std_logic;
  260:
                                      o_debug_src : out integer range 0 to 15;
  262:
                                      i_mctl_mport_mosi : in typ_mctl_mport_mosi;
                                      o_mctl_mport_miso : out typ_mctl_mport_miso;
  263:
                                      io_ovm0_sccb_bidir : inout typ_ovm_sccb_bidir;
o_ovm0_sccb_mosi : out typ_ovm_sccb_mosi;
  265:
  266:
  267:
                                      io_ovml_sccb_bidir : inout typ_ovm_sccb_bidir;
                                      o_ovm1_sccb_mosi : out typ_ovm_sccb_mosi;
io_ovm2_sccb_bidir : inout typ_ovm_sccb_bidir;
  268:
  269:
  270:
                                      o_ovm2_sccb_mosi : out typ_ovm_sccb_mosi;
                                      io_ovm3_sccb_bidir : inout typ_ovm_sccb_bidir;
o_ovm3_sccb_mosi : out typ_ovm_sccb_mosi;
  271:
  272:
  273:
                                      i_uart_rx : in std_logic := '1';
o_uart_tx : out std_logic := '1';
  274:
  275:
  276:
  277:
                                      o wifi txd : inout std logic;
  278:
                                      io_wifi_rxd : inout std_logic;
  279:
                                      o_wifi_rst : out std_logic;
                                      io_wifi_gpio0 : inout std_logic;
io_wifi_gpio2 : inout std_logic;
  280:
  282:
                                      o_wifi_ch_pd : out std_logic;
  283:
                                      i_gp1i : in std_logic_vector(31 downto 0);
  285: --
                                      i_gp2i : in std_logic_vector(31 downto 0);
                                      i_gp3i : in std_logic_vector(31 downto 0);
i_gp4i : in std_logic_vector(31 downto 0);
  286: --
  287: --
  288: --
                                      o_gp1o : out std_logic_vector(31 downto 0);
                                      o_gp2o : out std_logic_vector(31 downto 0);
o_gp2o : out std_logic_vector(31 downto 0);
o_gp3o : out std_logic_vector(31 downto 0);
  289: --
  290: --
  291: --
                                      o_gp4o : out std_logic_vector(31 downto 0);
  292:
  293:
                                      i_gpi : in typ_mcu_word_array;
  294:
                                      o_gpo : out typ_mcu_word_array;
  295:
  296:
                                      i_intc_interrupt : in std_logic_vector(7 downto 0);
  297:
                                      o_intc_irq : out std_logic_vector(31 downto 0)
  298:
                            );
  299:
                  end component;
```

362: end pkg\_mcu;

```
1: --
  2: -- Memory controller package
3: -- Reference ug388_Spartan6_MemoryControlBlock.pdf
  6: library ieee;
  7: use ieee.std_logic_1164.all;
  8:
 10:
 11: package pkg_testing is
                                                        : integer := 16;
                 constant C3_NUM_DQ_PINS
                                                                                           -- External memory data width.
                constant C3_MEM_ADDR_WIDTH : integer := 13; -- Exterminate constant C3_MEM_BANKADDR_WIDTH : integer := 2; -- Exterminate constant C3_MEM_ADDR_ORDER : string := "ROW_BANK_COLUMN"; constant C3_PO_MASK_SIZE : integer := 4;
                                                                                           -- External memory address width.
-- External memory bank address width.
 13:
 14:
 16:
                                                           : integer := 32;
 17:
                 constant C3 P0 DATA PORT SIZE
                 constant C3_P1_MASK_SIZE
                                                            : integer := 4;
                 constant C3_P1_DATA_PORT_SIZE
 19:
                                                           : integer := 32;
 20:
 21:
 22:
 23:
 24:
 25:
                component cpt_upcounter_testing is
 26:
                           generic (
 27:
                                      INIT : integer := -1
                           );
 28:
 29:
                           port (
 30:
                                      i_clk : in std_logic;
                                      i_enable : in std_logic;
i_lowest : in integer;
 31:
 32:
                                      i_highest : in integer;
i_increment : in integer;
 33:
 34:
                                      i_clear : in std_logic;
 35:
                                      i_preset : in std_logic;
o_count : out integer := INIT;
o_carry : out std_logic
 36:
 37:
 38:
 39:
                           );
 40:
                 end component;
 41:
 42:
                 -- Camera video
 43:
                 type typ_ovm_sccb_bidir is record
    scl : std_logic;
    sda : std_logic;
 45:
 46:
 47:
 48:
                 end record;
 49:
 50:
                 constant init_ovm_sccb_bidir : typ_ovm_sccb_bidir := (
                          scl => 'Z',
sda => 'Z'
 51:
 52:
 53:
 54:
 56:
                 type typ_ovm_sccb_mosi is record
                          pwdn : std_logic;
 57:
                           xvclk : std_logic;
 59:
                 end record;
 60:
                 constant init_ovm_sccb_mosi : typ_ovm_sccb_mosi := (
 62:
                        pwdn => '1',
xvclk => '0'
 63:
 64:
 65:
 66:
 67:
                 type typ_ovm_video_miso is record
                          pclk : std_logic;
data : std_logic_vector(7 downto 0);
 68:
 69:
 70:
                           href : std_logic;
 71:
                           vsync : std_logic;
 72:
                 end record;
 73:
                 constant init_ovm_video_miso : typ_ovm_video_miso := (
 74:
                          pclk => '0',
data => (others => '0'),
href => '0',
 75:
 76:
 77:
                           vsync => '0'
 78:
 79:
                );
 80:
 82:
                 -- MCB port
 83:
 85:
                 type typ_mctl_mport_cmd_miso is record
                           clk : std_logic;
 86:
 87:
                            en : std_logic;
 88:
                           instr : std_logic_vector(2 downto 0);
                           bl : std_logic_vector(5 downto 0);
byte_addr : std_logic_vector(29 downto 0);
 89:
 90:
 91:
                 end record;
 92:
 93:
                 {\tt constant} \  \, {\tt init\_mctl\_mport\_cmd\_miso} \  \, : \  \, {\tt typ\_mctl\_mport\_cmd\_miso} \  \, := \  \, (
 94:
                           clk => '0',
                           en => '0',
 95:
                           instr => (others => '0'),
bl => (others => '0'),
 96:
 97:
 98:
                           byte_addr => (others => '0')
 99:
                );
100:
```

```
101:
              type typ_mctl_mport_wr_miso is record
    clk : std_logic;
    en : std_logic;
102:
103:
104:
                        mask : std_logic_vector(3 downto 0);
105:
                        data : std_logic_vector(31 downto 0);
106:
107:
              end record;
108:
              constant init_mctl_mport_wr_miso : typ_mctl_mport_wr_miso := (
110:
                        clk => '0',
                        en => '0',
111:
                        mask => (others => '0'),
113:
                       data => (others => '0')
              );
114:
116:
117:
              type typ_mctl_mport_rd_miso is record
    clk : std_logic;
                en : std_logic;
119:
120:
               end record;
121:
122:
              \textbf{constant} \  \, \texttt{init\_mctl\_mport\_rd\_miso} \  \, : \  \, \texttt{typ\_mctl\_mport\_rd\_miso} \  \, := \  \, (
                      clk => '0',
123:
124:
                       en => '0'
125:
126:
127:
128:
              type typ_mctl_mport_miso is record
129:
                       cmd : typ_mctl_mport_cmd_miso;
130:
                        wr : typ_mctl_mport_wr_miso;
                        rd : typ_mctl_mport_rd_miso;
131:
132:
              end record;
133:
              constant init_mctl_mport_miso : typ_mctl_mport_miso := (
134:
                       cmd => init_mctl_mport_cmd_miso,
135:
136:
                        wr => init_mctl_mport_wr_miso,
                        rd => init_mctl_mport_rd_miso
137:
138:
139:
140:
141:
              type typ_mctl_mport_cmd_mosi is record
                  empty : std_logic;
full : std_logic;
142:
143:
145:
146:
              constant init_mctl_mport_cmd_mosi : typ_mctl_mport_cmd_mosi := (
                      empty => '0',
full => '0'
147:
148:
149:
150:
151:
152:
              type typ_mctl_mport_wr_mosi is record
153:
                        empty : std_logic;
full : std_logic;
154:
                        count : std_logic_vector(6 downto 0);
156:
                        underrun : std_logic;
157:
                        error : std_logic;
158:
              end record;
159:
              constant init_mctl_mport_wr_mosi : typ_mctl_mport_wr_mosi := (
160:
                        empty => '0',
full => '0',
162:
                        count => (others => '0'),
163:
                       underrun => '0',
error => '0'
164:
165:
166:
167:
168:
169:
              type typ_mctl_mport_rd_mosi is record
170:
                        data : std_logic_vector(31 downto 0);
                        empty : std_logic;
full : std_logic;
171:
172:
173:
                        count : std_logic_vector(6 downto 0);
                        overflow : std_logic;
174:
175:
                        error : std_logic;
176:
               end record;
177:
178:
              constant init_mctl_mport_rd_mosi : typ_mctl_mport_rd_mosi := (
179:
                       data => (others => '0'),
                        empty => '0',
full => '0',
180:
181:
182:
                        count => (others => '0'),
                       overflow => '0',
error => '0'
183:
184:
185:
              );
186:
187:
188:
               type typ_mctl_mport_mosi is record
                        cmd : typ_mctl_mport_cmd_mosi;
189:
190:
                        wr : typ_mctl_mport_wr_mosi;
191:
                        rd : typ_mctl_mport_rd_mosi;
192:
              end record;
193:
              constant init_mctl_mport_mosi : typ_mctl_mport_mosi := (
    cmd => init_mctl_mport_cmd_mosi,
194:
195:
196:
                        wr => init_mctl_mport_wr_mosi,
197:
                        rd => init_mctl_mport_rd_mosi
198:
199:
200:
```

```
Sat Jul 18 14:45:00 2015
./pkg_testing.vhd
  201:
                type typ_mctl_ram_bidir is record
  202:
                        dq : std_logic_vector(C3_NUM_DQ_PINS-1 downto 0);
udqs : std_logic;
  203:
  204:
                         dqs : std_logic;
  205:
                end record;
  206:
  207:
                type typ_mctl_ram_mosi is record
                        a : std_logic_vector(C3_MEM_ADDR_WIDTH-1 downto 0);
ba : std_logic_vector(C3_MEM_BANKADDR_WIDTH-1 downto 0);
  208:
  209:
  210:
                         cke : std_logic;
  211:
                         ras n : std logic;
                         cas_n : std_logic;
  213:
                         we_n : std_logic;
                         dm : std logic;
  214:
                         udm : std_logic;
  216:
                         ck : std_logic;
  217:
                         ck_n : std_logic;
  218:
                end record;
  219:
                component cpt_mctl_wrapper is
  220:
  221:
                                 INCLUDE_MCTL_CHIPSCOPE : string := "TRUE";
  222:
  223:
                                 C3 MEMCLK PERIOD
                                                           : integer := 6000;
  224:
                                                                                                                -- Memory data transfer clock period.
  225:
                                 C3 CALIB SOFT IP
                                                           : string := "TRUE";
  226:
                                                                                                                -- # = TRUE, Enables the soft calibration logic,
  227:
                                                                                                                -- # = FALSE, Disables the soft calibration logic.
                                 C3 SIMULATION
                                                           : string := "FALSE"
  228:
  229:
                                                                                                                -- # = TRUE, Simulating the design. Useful to reduce
the simulation time,
  230:
                                                                                                                -- # = FALSE, Implementing the design.
  231:
                                 --DEBUG_EN
                                                           : integer := 1
  232:
                                                                                                                -- # = 1, Enable debug signals/controls,
  233:
                                                                                                                    = 0, Disable debug signals/controls.
  234:
  235:
                         port (
                                                           : inout std logic;
  236:
                                 mcb3 rza
  237:
  238:
                                 c3_sys_clk
                                                           : in std logic;
                                 c3_sys_rst_i
  239:
                                                           : in std logic;
                                 c3_calib_done
                                                           : out std_logic;
  240:
  241:
                                 c3 c1k0
                                                           : out std_logic;
                                                           : out std_logic;
  242:
                                 c3_rst0
  243:
                                 c1k 108
  244:
                                                           : out std logic;
  245:
                                 clk_108_n
                                                           : out std_logic;
  246:
                                 ram_bidir : inout typ_mctl_ram_bidir;
  247:
  248:
                                              : out typ_mctl_ram_mosi;
                                 ram_mosi
  249:
                                 mport0_miso : in typ_mctl_mport_miso;
  250:
  251:
                                 mport0_mosi : out typ_mctl_mport_mosi;
  252:
  253:
                                 mport1_miso : in typ_mctl_mport_miso;
                                 mport1_mosi : out typ_mctl_mport_mosi;
  255:
  256:
                                 mport2_miso : in typ_mctl_mport_miso;
                                 mport2_mosi : out typ_mctl_mport_mosi;
  258:
                                 mport3 miso : in typ mctl mport miso;
  259:
                                 mport3_mosi : out typ_mctl_mport_mosi
  261:
                         );
  262:
                end component;
  263:
  264:
                component cpt mctl is
  265:
                         generic (
                                 INCLUDE_MCTL_CHIPSCOPE : string;
  266:
                                 C3_P0_MASK_SIZE
C3_P0_DATA_PORT_SIZE
                                                           : integer; : integer;
  267:
  268:
  269:
                                 C3_P1_MASK_SIZE
                                                            : integer;
                                 C3_P1_DATA_PORT_SIZE
  270:
                                                           : integer;
  271:
  272:
                                 C3 MEMCLK PERIOD
                                                           : integer;
                                 C3_RST_ACT_LOW
C3_INPUT_CLK_TYPE
  273:
                                                           : integer;
  274:
                                                           : string;
  275:
                                 DEBUG_EN
                                                           : integer;
  276:
  277:
                                 C3_CALIB_SOFT_IP
  278:
                                 C3_SIMULATION
                                                           : string;
                                 C3 MEM ADDR ORDER
  279:
                                                           : string;
  280:
                                 C3_NUM_DQ_PINS
                                                            : integer;
  281:
                                 C3 MEM ADDR WIDTH
                                                            : integer;
                                 C3_MEM_BANKADDR_WIDTH
  282:
                                                           : integer
  283:
                         port (
  284:
                                 mcb3 dram dq
                                                            : inout std_logic_vector(C3_NUM_DQ_PINS-1 downto 0);
  285:
  286:
                                 mcb3_dram_dqs
                                                            : inout std_logic;
  287:
                                 mcb3_dram_udqs
                                                            : inout std_logic;
                                                           : out std_logic_vector(C3_MEM_ADDR_WIDTH-1 downto 0);
: out std_logic_vector(C3_MEM_BANKADDR_WIDTH-1 downto 0);
  288:
                                 mcb3 dram a
  289:
                                 mcb3_dram_ba
  290:
                                 mcb3 dram ras n
                                                           : out std logic;
                                 mcb3_dram_cas_n
  291:
                                                            : out std logic;
  292:
                                 mcb3_dram_we_n
                                                            : out std_logic;
  293:
                                 mcb3 dram cke
                                                           : out std_logic;
  294:
                                 mcb3_dram_dm
                                                            : out std_logic;
  295:
                                 mcb3_dram_ck
                                                           : out std_logic;
  296:
                                 mcb3 dram udm
                                                           : out std logic;
  297:
                                 mcb3_dram_ck_n
                                                           : out std logic;
  298:
```

: inout std logic;

mcb3\_rzq

```
Sat Jul 18 14:45:00 2015
./pkg_testing.vhd
                                                                                       4
 300:
                                 c3_sys_clk
                                                           : in std_logic;
  301:
                                 c3_sys_rst_i
c3_calib_done
                                                            : in std logic;
  302:
                                                           : out std_logic;
  303:
                                 c3_clk0
                                                            : out std_logic;
  304:
                                 c3 rst0
                                                           : out std logic;
  305:
  306:
                                 clk 108
                                                            : out std_logic;
                                                            : out std_logic;
  307:
                                 clk 108 n
  308:
  309:
                                 c3_p0_cmd_clk
                                                            : in std_logic;
  310:
                                 c3 p0 cmd en
                                                            : in std logic;
                                  c3_p0_cmd_instr
                                                            : in std_logic_vector(2 downto 0);
                                 c3_p0_cmd_bl
c3 p0 cmd byte addr
  312:
                                                            : in std_logic_vector(5 downto 0);
                                                            : in std logic vector(29 downto 0);
  313:
                                  c3_p0_cmd_empty
                                                            : out std_logic;
  315:
                                 c3_p0_cmd_full
                                                            : out std_logic;
                                                            : in std logic;
  316:
                                 c3 p0 wr clk
  317:
                                  c3_p0_wr_en
                                                            : in std_logic;
                                                            : in std_logic_vector(C3_P0_MASK_SIZE - 1 downto 0);
  318:
                                 c3_p0_wr_mask
                                                            : in std_logic_vector(C3_P0_DATA_PORT_SIZE - 1 downto 0);
  319:
                                 c3 p0 wr data
                                  c3_p0_wr_full
                                                            : out std_logic;
  320:
  321:
                                 c3_p0_wr_empty
                                                            : out std_logic;
  322:
                                 c3 p0 wr count
                                                            : out std_logic_vector(6 downto 0);
  323:
                                  c3_p0_wr_underrun
                                                            : out std_logic;
  324:
                                 c3_p0_wr_error
c3_p0_rd_clk
                                                            : out std logic;
  325:
                                                            : in std_logic;
  326:
                                                            : in std_logic;
                                  c3_p0_rd_en
                                                            : out std_logic_vector(C3_P0_DATA_PORT_SIZE - 1 downto 0);
  327:
                                 c3_p0_rd_data
                                                            : out std_logic;
  328:
                                 c3_p0_rd_full
  329:
                                  c3_p0_rd_empty
                                                            : out std_logic;
                                                            : out std_logic_vector(6 downto 0);
  330:
                                 c3_p0_rd_count
                                 c3_p0_rd_overflow
  331:
                                                            : out std_logic;
  332:
                                  c3_p0_rd_error
                                                            : out std_logic;
                                                            : in std logic;
  333:
                                 c3 p1 cmd clk
  334:
                                 c3_p1_cmd_en
                                                            : in std_logic;
                                                            : in std_logic_vector(2 downto 0);
: in std_logic_vector(5 downto 0);
: in std_logic_vector(29 downto 0);
  335:
                                  c3_p1_cmd_instr
                                 c3_p1_cmd_bl
c3_p1_cmd_byte_addr
  336:
  337:
  338:
                                  c3_p1_cmd_empty
                                                            : out std_logic;
                                                            : out std_logic;
  339:
                                 c3 p1 cmd full
                                                            : in std_logic;
  340:
                                 c3_p1_wr_clk
  341:
                                  c3_p1_wr_en
                                                            : in std_logic;
                                 c3_p1_wr_mask
                                                            : in std_logic_vector(C3_P1_MASK_SIZE - 1 downto 0);
  342:
                                  c3_p1_wr_data
                                                            : in std_logic_vector(C3_P1_DATA_PORT_SIZE - 1 downto 0);
  343:
  344:
                                  c3_p1_wr_full
                                                            : out std logic;
  345:
                                 c3_p1_wr_empty
                                                            : out std_logic;
  346:
                                  c3_p1_wr_count
                                                            : out std_logic_vector(6 downto 0);
  347:
                                 {\tt c3\_p1\_wr\_underrun}
                                                            : out std logic;
  348:
                                                            : out std_logic;
                                 c3_p1_wr_error
  349:
                                  c3_p1_rd_clk
                                                            : in std_logic;
  350:
                                 c3 p1 rd en
                                                            : in std logic;
  351:
                                 c3_p1_rd_data
                                                            : out std_logic_vector(C3_P1_DATA_PORT_SIZE - 1 downto 0);
  352:
                                  c3_p1_rd_full
                                                            : out std_logic;
  353:
                                 c3 p1 rd empty
                                                            : out std logic;
  354:
                                 c3_p1_rd_count
                                                            : out std_logic_vector(6 downto 0);
  355:
                                  c3_p1_rd_overflow
                                                            : out std_logic;
  356:
                                 c3 p1 rd error
                                                            : out std logic;
                                                            : in std_logic;
                                  c3_p2_cmd_clk
  358:
                                  c3_p2_cmd_en
                                                            : in std_logic;
                                                            : in std_logic_vector(2 downto 0);
  359:
                                 c3 p2 cmd instr
  360:
                                  c3_p2_cmd_bl
                                                            : in std_logic_vector(5 downto 0);
                                  c3_p2_cmd_byte_addr
  361:
                                                            : in std_logic_vector(29 downto 0);
                                 c3_p2_cmd_empty
  362:
                                                            : out std logic;
                                  c3_p2_cmd_full
                                                            : out std_logic;
  363:
                                                            : in std_logic;
: in std_logic;
  364:
                                  c3_p2_wr_clk
  365:
                                 c3_p2_wr_en
                                  c3_p2_wr_mask
                                                            : in std_logic_vector(3 downto 0);
  366:
                                 c3_p2_wr_data
c3_p2_wr_full
                                                            : in std_logic_vector(31 downto 0);
: out std_logic;
  367:
  368:
                                  c3_p2_wr_empty
  369:
                                                            : out std_logic;
                                                            : out std_logic_vector(6 downto 0);
: out std_logic;
                                 c3_p2_wr_count
c3_p2_wr_underrun
  370:
  371:
  372:
                                  c3_p2_wr_error
                                                            : out std_logic;
                                 c3_p2_rd_clk
c3_p2_rd_en
  373:
                                                            : in std logic;
  374:
                                                            : in std_logic;
  375:
                                 c3_p2_rd_data
                                                            : out std_logic_vector(31 downto 0);
                                 c3_p2_rd_full
c3_p2_rd_empty
  376:
                                                            : out std_logic;
: out std_logic;
  377:
  378:
                                  c3_p2_rd_count
                                                            : out std_logic_vector(6 downto 0);
                                  c3_p2_rd_overflow
  379:
                                                            : out std logic;
                                  c3_p2_rd_error
                                                              out std_logic;
  380:
  381:
                                 \texttt{c3\_p3\_cmd\_clk}
                                                            : in std_logic;
  382:
                                  c3 p3 cmd en
                                                            : in std logic;
                                  c3_p3_cmd_instr
  383:
                                                            : in std_logic_vector(2 downto 0);
  384:
                                 c3_p3_cmd_bl
                                                            : in std_logic_vector(5 downto 0);
                                                            : in std_logic_vector(29 downto 0);
                                  c3 p3 cmd byte addr
  385:
  386:
                                  c3_p3_cmd_empty
                                                              out std_logic;
  387:
                                 c3_p3_cmd_full
                                                            : out std logic;
  388:
                                 c3 p3 wr clk
                                                            : in std logic;
  389:
                                  c3_p3_wr_en
                                                            : in std_logic;
                                                            : in std_logic_vector(3 downto 0);
: in std_logic_vector(31 downto 0);
  390:
                                 c3_p3_wr_mask
                                 c3_p3_wr_data
  391:
  392:
                                  c3_p3_wr_full
                                                            : out std_logic;
  393:
                                 c3_p3_wr_empty
                                                            : out std_logic;
                                                            : out std_logic_vector(6 downto 0);
  394:
                                 c3_p3_wr_count
  395:
                                  c3_p3_wr_underrun
                                                            : out std_logic;
  396:
                                 c3_p3_wr_error
                                                            : out std logic;
  397:
                                  c3_p3_rd_clk
                                                            : in std_logic;
  398:
                                  c3_p3_rd_en
                                                            : in std_logic;
                                                            : out std_logic_vector(31 downto 0);
  399:
                                 c3_p3_rd_data
```

```
Sat Jul 18 14:55:34 2015
./sim_ovm_testing.vhd
                                                                                                       1
    2: -- sim_ovm.vhd
    4: -- Behavioural simulation of OVM7690 CameraCube.
    6: -- Implemented:
    7: --
                           PLL (6MHz xvclk in, 24MHz pclk out)
                 Internal registers
Tristate ctrl/video bus
    8: --
   10: --
   11: -- To be implemented:
              SCCB register read/write
   13: --
                           Video readout (RGB/YUV)
   14: --
   15: -- Won't be implemented
   16: --
                          Image processing
   17: --
   18:
   19:
   20: library ieee;
   21: use ieee.std_logic_1164.all;
   22: --use ieee.std_logic_arith.all;
   23: use ieee.numeric std.all;
   24:
   25: library unisim;
   26: use unisim.vcomponents.all;
   27:
   28: library work;
   29: use work.pkg_testing.all;
   30:
   31:
   32:
   33: entity sim_ovm_testing is
                generic (
   34:
   35:
                            {\tt SMALL\_FRAME} \ : \ {\tt string} \ := \ {\tt "FALSE"} \ -- \ {\tt Image} \ {\tt size} \ {\tt is} \ {\tt reduced} \ {\tt by} \ {\tt a} \ {\tt factor} \ {\tt of} \ {\tt \~~100}
                 );
   36:
   37:
                 port (
   38:
                            i_ovm_sccb_mosi : in typ_ovm_sccb_mosi;
   39:
                           io_ovm_sccb_bidir : inout typ_ovm_sccb_bidir;
o_ovm_video_miso : out typ_ovm_video_miso
   40:
                 );
   42: end sim_ovm_testing;
   43:
   45: architecture Behavioral of sim_ovm_testing is
   46:
   47:
                 signal xvclk : std_logic := '0';
   48:
   49:
   50:
                  signal pll_clkfb : std_logic := '0';
                 signal pll_reset : std_logic := '1';
signal pll_lock : std_logic := '0';
   51:
   53:
                 signal pll_lock_n : std_logic := '1';
   54:
   56:
                  signal clk_8M : std_logic := '0';
   57:
                  signal clk_12M : std_logic := '0';
                  signal clk_24M : std_logic := '0';
                 signal clk_48M : std_logic := '0';
signal reset : std_logic := '1';
   59:
   60:
   62:
                  -- Register bank (refer to OV7690_CSP3 datasheet)
   63:
                  type typ_ovm_registers is array (0 to 255) of std_logic_vector(7 downto 0);
   64:
   65:
                  -- Register addresses
   66:
   67:
                  constant OVM_PIDH
                                               : integer := 16#0A#; -- product ID MSB
                                               : integer := 16#0B#; -- product ID LSB
: integer := 16#0C#; -- vflip,hmirror,BRswap,YUYVswap,busorder,tristate,overlay
   68:
                  constant OVM PIDL
                  constant OVM_REGOC
   69:
                                               integer := 16#0E#; -- VSstart,VSwidth
integer := 16#0E#; -- Sleep,Range,Drive
integer := 16#11#; -- ExtClk,PreScale
   70:
                  constant OVM_REGOD
                  constant OVM_REG0E
constant OVM_CLKRC
   71:
   72:
                                               : integer := 16#12#; -- Reset,Subsmp,ITU565,RAW,RGBfmt,OUTfmt
: integer := 16#16#; -- HsizeLSb,Voff,Hoff
: integer := 16#18#; -- HsizeMSB
   73:
                  constant OVM REG12
   74:
                  constant OVM REG16
   75:
                  constant OVM_HSIZE
                                               : integer := 16#1A#; -- MSIZEMSB
: integer := 16#1C#; -- mfr. ID MSB
: integer := 16#1D#; -- mfr. ID LSB
: integer := 16#2B#; -- DATAneg, HRtoHS, HSrev, HRrev, VSedge, VSneg
                  constant OVM VSIZE
   76:
   77:
                  constant OVM MIDH
   78:
                  constant OVM_MIDL
   79:
                  constant OVM_REG28
                  constant OVM PLL
                                                        : integer := 16#29#; -- PLLdiv,PLLct1,PLLreset,YAVGsrc
   80:
                                               : integer := 10#32#; -- PCLKgate, PCLKmult
: integer := 16#3F#; -- PCLKrev
                  constant OVM_REG3E
   81:
   82:
                  constant OVM_REG3F
                                               : integer := 16#49#; -- DOVDD
                  constant OVM PWC0
   83:
   84:
                  constant OVM_REG62
                                               : integer := 16#62#; -- TESTen, TESTmode
   85:
   86:
   87:
                 signal ovm_reg : typ_ovm_registers := (
                                           => x"76",
   88:
                           OVM PIDH
                            OVM_PIDL
                                               => x"90",
   89:
   90:
                            OVM_REGOC
                                               => x"00"
   91:
                            OVM REGOD
                                               => x"44".
                            OVM_REG0E
                                               => x"00",
   92:
   93:
                            OVM_CLKRC
                                               => x"00"
                                               => x"11".
   94:
                            OVM REG12
   95:
                            OVM_REG16
                                               => x"08",
   96:
                            OVM_HSIZE
                                               => x"A0"
   97:
                            OVM VSIZE
                                               => x"F0".
   98:
                            OVM_MIDH
                                               => x"7F",
   99:
                            OVM MIDL
                                               => x"A2"
```

OVM REG28

=> x"00".

```
./sim_ovm_testing.vhd
                                          Sat Jul 18 14:55:34 2015
                                        => x"A2",
=> x"20",
=> x"44",
 101:
                       OVM_PLL
  102:
                        OVM REG3E
                        OVM_REG3F
  103:
  104:
                        OVM_PWC0
                                                  => x"0D",
                        =:

others => x"00",
  105:
  106:
  107:
              );
  108:
  110:
               -- Video generation
               signal red_pixel : integer := 0;
signal green_pixel : integer := 0;
  111:
  113:
               signal blue_pixel : integer := 0;
  114:
  116:
               function f(v1:integer; v2:integer) return integer is
  117:
                        if (SMALL_FRAME = "FALSE") then
  119:
  120:
                          return v1;
  121:
  122:
                          return v2;
  123:
                        end if;
  124:
          end function;
  125:
  126:
  127:
  128:
  129:
  130:
               -- Characteristic timing constants
  131:
  132:
  133:
               constant H ACTIVE WIDTH : integer := f(640, 12);
  134:
               constant H_FRONTPORCH_WIDTH : integer := f(54, 2);
  135:
  136:
                \textbf{constant} \ \texttt{H\_SYNC\_WIDTH} \ : \ \texttt{integer} \ := \ \texttt{f(16, 1)};
               constant H_BACKPORCH_WIDTH : integer := f(70, 2);
  137:
  138:
  139:
               constant V_ACTIVE_WIDTH : integer := f(480, 12);
               constant V_FRONTPORCH_WIDTH : integer := f(12, 1);
  140:
               constant V_SYNC_WIDTH : integer := f(4, 1);
  141:
  142:
               constant V_BACKPORCH_WIDTH : integer := f(16, 2);
  143:
  145:
  146:
                -- Derived timing constants (do not modify without reason)
  147:
  148:
  149:
               constant H_ACTIVE_FIRST : integer := 0;
  150:
                constant H_ACTIVE_LAST : integer := H_ACTIVE_FIRST + H_ACTIVE_WIDTH - 1;
  151:
  152:
                constant H_FRONTPORCH_FIRST : integer := H_ACTIVE_LAST + 1;
  153:
                constant H_FRONTPORCH_LAST : integer := H_FRONTPORCH_FIRST + H_FRONTPORCH_WIDTH - 1;
  154:
                constant H_SYNC_FIRST : integer := H_FRONTPORCH_LAST + 1;
  156:
                constant H_SYNC_LAST : integer := H_SYNC_FIRST + H_SYNC_WIDTH - 1;
  157:
                constant H_BACKPORCH_FIRST : integer := H_SYNC_LAST + 1;
  159:
                constant H_BACKPORCH_LAST : integer := H_BACKPORCH_FIRST + H_BACKPORCH_WIDTH - 1;
  160:
                constant H_BLANK_FIRST : integer := H_FRONTPORCH_FIRST;
  162:
                constant H_BLANK_LAST : integer := H_BACKPORCH_LAST;
  163:
                constant H_FRAME_FIRST : integer := H_ACTIVE_FIRST;
  165:
               constant H_FRAME_LAST : integer := H_BACKPORCH_LAST;
  166:
  167:
                constant V_ACTIVE_FIRST : integer := 0;
  168:
                constant V_ACTIVE_LAST : integer := V_ACTIVE_FIRST + V_ACTIVE_WIDTH - 1;
  169:
  170:
                constant V_FRONTPORCH_FIRST : integer := V_ACTIVE_LAST + 1;
  171:
                {\tt constant} \  \, {\tt V_FRONTPORCH\_LAST} \  \, : \  \, {\tt integer} \  \, := \  \, {\tt V_FRONTPORCH\_FIRST} \, \, + \, \, {\tt V_FRONTPORCH\_WIDTH} \, \, - \, 1;
  172:
  173:
                constant V_SYNC_FIRST : integer := V_FRONTPORCH_LAST + 1;
               constant V_SYNC_LAST : integer := V_SYNC_FIRST + V_SYNC_WIDTH - 1;
  174:
  176:
                constant V_BACKPORCH_FIRST : integer := V_SYNC_LAST + 1;
  177:
               constant V_BACKPORCH_LAST : integer := V_BACKPORCH_FIRST + V_BACKPORCH_WIDTH - 1;
  178:
  179:
                constant V_BLANK_FIRST : integer := V_FRONTPORCH_FIRST;
               constant V BLANK LAST : integer := V BACKPORCH LAST;
  180:
  182:
               constant V_FRAME_FIRST : integer := V_ACTIVE_FIRST;
               constant V_FRAME_LAST : integer := V_BACKPORCH_LAST;
  183:
  184:
  185:
                -- Video timing generation
  186:
 187:
               signal h_count : integer := 0;
                signal h active : std logic := '1';
  188:
               signal h_sync : std_logic := '0';
  189:
  190:
  191:
               signal v_counter_enable : std_logic := '1';
               signal v_count : integer := 0;
signal v_active : std_logic := '1';
  192:
  193:
  194:
                signal v_sync : std_logic := '0';
  195:
  196:
                signal frame_counter_enable : std_logic := '1';
  197:
                signal frame count : integer := 0;
  198:
                signal frame_active : std_logic := '1';
  199:
```

```
./sim_ovm_testing.vhd
                                            Sat Jul 18 14:55:34 2015
                                                                                                3
  201:
  202:
  203:
                signal subpixel : integer := 0;
  204:
                 constant RGB : string := "RGBg";
  205:
                constant YCrCb : string := "YRyB";
  206:
  207:
  208:
  209:
                 -- Video output
  210:
                signal data : std_logic_vector(7 downto 0) := (others => '0');
                --signal pclk : std_logic := '0';
--signal vsync : std_logic := '0';
  211:
                -signal href: std_logic := '0';
signal tristate_ctrl : std_logic := '1';
signal tristate_data : std_logic := '1';
  213:
  214:
  216:
  217:
  218: begin
  219:
                xvclk <= i ovm sccb mosi.xvclk;
  220:
  221:
  222: --
                xvclk ibufg : IBUFG
  223: --
                port map (
  224: --
                                   I => i_ovm_sccb_mosi.xvclk,
  225: --
                                  O => xvclk
  226: --
  227:
  228:
  229:
  230:
                 -- 6 MHz ->
  231:
                                            48 MHz
  232:
  233:
                 --
                                            24 MHz -- pixel clock
                 --
                                            12 MHz
  234:
  235:
                                            8 MHz
  236:
  237:
                pll reset <= ovm reg(OVM PLL)(3);
  238:
  239:
           ovm_pll_base : PLL_BASE
  240:
           generic map (
              BANDWIDTH => "OPTIMIZED", -- "HIGH", "LOW" or "OPTIMIZED"
  241:
              242:
  243:
              CLKIN_PERIOD => 166.667, -- 6 MHz
                                                        -- Input clock period in ns
              -- CLKOUTO_DIVIDE - CLKOUT5_DIVIDE: Divide amount for CLKOUT# clock output (1-128)
  245:
              CLKOUTO_DIVIDE => 2,
  246:
  247:
              CLKOUT1_DIVIDE => 4,
  248:
              CLKOUT2 DIVIDE => 8.
              CLKOUT3_DIVIDE => 12,
  249:
  250:
              CLKOUT4_DIVIDE => 1,
  251:
              CLKOUT5 DIVIDE => 1,
  252:
               -- CLKOUTO_DUTY_CYCLE - CLKOUT5_DUTY_CYCLE: Duty cycle for CLKOUT# clock output (0.01-0.99).
  253:
              CLKOUT0_DUTY_CYCLE => 0.5,
  254:
              CLKOUT1 DUTY CYCLE => 0.5,
              CLKOUT2_DUTY_CYCLE => 0.5,
  256:
              CLKOUT3_DUTY_CYCLE => 0.5,
  257:
              CLKOUT4 DUTY CYCLE => 0.5,
              CLKOUT5_DUTY_CYCLE => 0.5,
              -- CLKOUTO_PHASE - CLKOUT5_PHASE: Output phase relationship for CLKOUT# clock output (-360.0-360.0). CLKOUT0_PHASE => 0.0,
  259:
  260:
              CLKOUT1_PHASE => 0.0,
  262:
              CLKOUT2_PHASE => 0.0,
CLKOUT3_PHASE => 0.0,
  263:
              CLKOUT4_PHASE => 0.0,
  264:
  265:
              CLKOUT5 PHASE => 0.0,
  266:
              CLK_FEEDBACK => "CLKFBOUT", -- Clock source to drive CLKFBIN ("CLKFBOUT" or "CLKOUTO")
              COMPENSATION => "SYSTEM_SYNCHRONOUS", -- "SYSTEM_SYNCHRONOUS", "SOURCE_SYNCHRONOUS", "EXTERNAL"

DIVCLK_DIVIDE => 1, -- Division value for all output clocks (1-52)

REF_JITTER => 0.1, -- Reference Clock Jitter in UI (0.000-0.999).
  267:
  268:
  269:
  270:
              RESET_ON_LOSS_OF_LOCK => FALSE -- Must be set to FALSE
  271:
  272:
          port map (
  273:
              CLKFBOUT => pll_clkfb, -- 1-bit output: PLL_BASE feedback output
              -- CLKOUTO - CLKOUT5: 1-bit (each) output: Clock outputs CLKOUT0 => clk_48M,
  274:
  275:
  276:
              CLKOUT1 => clk_24M,
              CLKOUT2 => clk_12M,
  277:
  278:
              CLKOUT3 => clk_8M,
  279:
              CLKOUT4 => open,
              CLKOUT5 => open,
  280:
              LOCKED => pll_lock, -- 1-bit output: PLL_BASE lock status output
              CLKFBIN => pll_clkfb, -- 1-bit input: Feedback clock input
CLKIN => xvclk, -- 1-bit input: Clock input
RST => '0' -- 1-bit input: Reset input
  282:
  283:
  284:
          );
  285:
  286:
  287:
  288:
                pll_lock_n <= not pll_lock;
  289:
  290:
  291:
  292:
  293:
  294:
                 -- Released synchronously when PLL locks
  295:
                 -- Reasserted asynchronously when PLL loses lock
  296:
                 reset_fdp : fdp
  297:
                port map (
  298:
                          c => xvclk,
  299:
                         d => pll_lock_n,
  300:
                          q => reset,
```

```
./sim_ovm_testing.vhd
                                         Sat Jul 18 14:55:34 2015
  301:
                      pre => pll_lock_n
  302:
  303:
  304:
  305:
  306: --
               pclk_clkout : cpt_clkout
  307: --
               generic map (
  308: --
                        CLK_DIV2 => 0
  309: --
               port map (
  310: --
  311: --
                         i clk => clk 24M,
                        o_clk => o_ovm_video_miso.pclk
  313: --
  314:
  316: --
                process(clk_24M)
  317: --
               begin
  318: --
                         if ( falling_edge(clk_24M) ) then
                                 red_pixel <= red_pixel + 1;
green_pixel <= green_pixel + 1;</pre>
  319: --
  320: --
  321: --
                                  blue_pixel <= blue_pixel + 1;
                        end if:
  322: --
  323: --
               end process;
  324:
  325:
  326: --
               process(clk 24M)
  327: --
                begin
  328: --
  329: --
               end process;
  330:
  331:
  332:
  333: -- -----
  334: -- Video generation
  335: -- ----
  336:
  337: --
               subpixel <= (H_ACTIVE_WIDTH * v_count + h_count + (v_count mod 4)) mod 4
                      when h_{active} = '1' and v_{active} = '1'
  338: --
  339: --
                         else 0;
  340:
              data <= std_logic_vector(to_unsigned(h_count mod 256, 8))</pre>
  341:
                         when h_active = '1' and v_active = '1'
else (others => '0');
  342:
  343:
  344:
  345: --
                process(subpixel)
  346: --
               begin
  347: --
                        data <= conv_std_logic_vector(character'pos(RGB(subpixel+1)), 8);</pre>
  348: --
                end process;
  349:
  350:
  351:
  352:
  353:
  354:
  356: -- Video timing generation
  357: -- ------
  359:
                h_counter : cpt_upcounter_testing
  360:
                generic map (
  361:
                        INIT => 0
  362:
  363:
                port map (
  364:
                         i_clk => clk_24M,
                         i_enable => '1',
i_lowest => H_FRAME_FIRST,
  365:
  366:
  367:
                         i_highest => H_FRAME_LAST,
                         i_increment => 1,
i_clear => reset,
  368:
  369:
  370:
                         i_preset => '0',
                         o_count => h_count,
o_carry => open
  371:
  372:
  373:
  374:
               h_active <= '1' when reset = '0' and h_count >= H_ACTIVE_FIRST and h_count <= H_ACTIVE_LAST else '0'; h_sync <= '1' when reset = '0' and h_count >= H_SYNC_FIRST and h_count <= H_SYNC_LAST else '0';
  375:
  376:
  377:
  378:
                v_counter_enable <= '1' when h_count = H_FRAME_LAST else '0';</pre>
  379:
                v_counter : cpt_upcounter_testing
  380:
  381:
                generic map (
  382:
                        INIT => 0
  383:
  384:
                port map (
                         i_clk => clk_24M,
  385:
                         i_enable => v_counter_enable,
i_lowest => V_FRAME_FIRST,
  386:
  387:
                         i_highest => V_FRAME_LAST,
  388:
                         i_increment => 1,
  389:
  390:
                         i_clear => reset,
  391:
                         i_preset => '0',
                         o_count => v_count,
  392:
  393:
                         o_carry => open
  394:
  395:
                v_active <= '1' when reset = '0' and v_count >= V_ACTIVE_FIRST and v_count <= V_ACTIVE_LAST else '0'; v_sync <= '1' when reset = '0' and v_count >= V_SYNC_FIRST and v_count <= V_SYNC_LAST else '0';
  396:
  397:
  398:
  399:
                frame counter enable <= '1' when h count = H FRAME LAST and v count = V FRAME LAST else '0';
  400:
```

```
./sim_ovm_testing.vhd
                                      Sat Jul 18 14:55:34 2015
                                                                                     5
 401:
  402:
               frame_counter : cpt_upcounter_testing
  403:
              generic map (
  404:
                      INIT => 0
  405:
  406:
              port map (
  407:
                      i_clk => clk_24M,
                      i_enable => frame_counter_enable,
i_lowest => 0,
  408:
  409:
                      i_highest => 2**30-1,
i_increment => 1,
  410:
  411:
                       i_clear => reset,
                      i_preset => '0',
o_count => frame_count,
  413:
  414:
                      o_carry => open
  416:
            );
  417:
  418:
             frame_active <= '1' when v_count >= 0 else '0';
  419:
  420:
  421: -- -----
  422: -- Output buffers
  423: -- -----
  424:
               tristate_data <= '0'; --not ovm_reg(OVM_REGOC)(2);</pre>
  425:
              tristate_ctrl <= '0'; --not ovm_reg(OVM_REGOC)(1);
  426:
  427:
             o_ovm_video_miso.data <= data when tristate_data = '0' else (others => 'Z');
  428:
  429:
  430: --
             gen_data_obuft :
for i in 0 to 7 generate
  431: --
  432: --
                     data_obuft : obuft
                      433: --
  434: --
  435: --
                               o => o_ovm_video_miso.data(i),
  436: --
                               t => tristate_data
  437: --
                      );
  438: --
             end generate;
  439:
  440:
  441:
             o_ovm_video_miso.pclk <= clk_24M when tristate_ctrl = '0' else 'Z';
  442:
  443: --
              pclk_obuft : obuft
              444: --
445: --
                      o => o_ovm_video_miso.pclk,
  446: --
 447: --
448: --
                      t => tristate_ctrl
              );
  449:
  450:
              o_ovm_video_miso.vsync <= v_sync when tristate_ctrl = '0' else 'Z';
  451:
  452:
  453: --
              vsync_obuft : obuft
             port map (
 i => v_sync,
  454: --
  455: --
 456: --
457: --
                      o => o_ovm_video_miso.vsync,
t => tristate_ctrl
  458: --
  459:
  460:
  461:
              o_ovm_video_miso.href <= h_active when tristate_ctrl = '0' else 'Z';
  462:
  463: --
             href_obuft : obuft
             port map (
    i => h_active,
    o => o_ovm_video_miso.href,
  464: --
  465: --
  466: --
  467: --
                       t => tristate_ctrl
  468: --
              );
  469:
  470:
              io_ovm_sccb_bidir.sda <= 'Z';
  471:
  473: end Behavioral;
  474:
```

```
2: library TEEE;
  3: use IEEE.STD_LOGIC_1164.ALL;
 5: library unisim;
 6: use unisim.vcomponents.all;
 8: entity test i2c is
  9: end test_i2c;
10:
11: architecture Behavioral of test i2c is
13:
              component cpt i2c is
14:
16:
                        port (
17:
                                 i_clk : in std_logic;
19:
                                 i_enable : in std_logic;
 20:
 21:
                                 i_scl_clk_div : in integer;
22:
 23:
                                 i_addr : in std_logic_vector(6 downto 0);
 24:
                                 o_rd_data : out std_logic_vector(7 downto 0);
25:
                                 o_rd_data_strobe : out std_logic;
i_rd_start : in std_logic;
 26:
 27:
                                 o_rd_done : out std_logic;
28:
 29:
 30:
                                 i_wr_data_available : in std_logic;
                                 i_wr_data: in std_logic_vector(7 downto 0);
o_wr_data_strobe: out std_logic;
 31:
 32:
                                 i_wr_start : in std_logic;
o_wr_done : out std_logic;
 33:
 34:
 35:
                                 io_i2c_scl : inout std_logic;
io_i2c_sda : inout std_logic
 36:
 37:
 39:
                       );
 40:
 41:
              end component;
 42:
 43:
              constant MCU_FREQ : integer := 108_000_000;
constant I2C_FREQ : integer := 100_000;
 45:
 46:
 47:
               constant MCU_HALF_PERIOD : time := 1 ns * 1e9 / real(MCU_FREQ);
 48:
 49:
               signal clk : std_logic;
 50:
              signal enable : std_logic;
 51:
              signal scl_clk_div : integer := MCU_FREQ / (2*8*I2C_FREQ);
 53:
 54:
              signal scl : std logic := 'H';
              signal sda : std_logic := 'H';
56:
57:
               signal addr : std_logic_vector(6 downto 0) := "1001001";
               signal rd_data : std_logic_vector(7 downto 0);
              signal rd_data_strobe : std_logic;
signal rd_start : std_logic := '0';
 59:
60:
              signal rd_done : std_logic;
 62:
               signal wr_data_available : std_logic := '0';
63:
 64:
               signal wr_data : std_logic_vector(7 downto 0) := x"55";
              signal wr_data_strobe : std_logic;
signal wr_start : std_logic := '0';
 65:
 66:
 67:
               signal wr_done : std_logic;
68:
69:
 70: begin
 71:
 72:
 73:
               scl_pullup : pullup
              74:
 75:
 76:
 77:
 78:
               sda_pullup : pulldown
 79:
              port map (
                        o => sda
80:
82:
83:
              process
               begin
                        enable <= '0';
85:
                        wait for 15 us;
86:
 87:
                        enable <= '1';
88:
                        wait:
 89:
              end process;
 90:
91:
 92:
               process
93:
                        wait for 10 us;
94:
 95:
                        loop
                                 clk <= '1';
96:
97:
                                 wait for MCU_HALF_PERIOD;
 98:
                                 clk <= '0';
99:
                                 wait for MCU_HALF_PERIOD;
100:
                        end loop;
```

```
./test_i2c.vhd
                                     Tue Jul 14 19:24:40 2015
  101:
                  end process;
  102:
  103:
  104:
  105:
  106:
                  process
  107:
                  begin
  108:
                            wait for 100 us;
  110:
                            wait until rising_edge(clk);
                            wr start <= '1';
  111:
                            wait until wr_done = '0';
                            wr_start <= '0';
wr data available <= '1';</pre>
  113:
  114:
                            wait until wr_data_strobe = '1';
                           wait until wr_data_strobe = '0';
wr_data_available <= '0';</pre>
  116:
  117:
                            wait until wr_done = '1';
  119:
                            wait for 100 us;
  120:
  121:
                            wait until rising_edge(clk);
  122:
                            wr start <= '1';
                            wait until wr_done = '0';
  123:
                           wr_start <= '0';
wr_data_available <= '1';
wr_data <= x"55";</pre>
  124:
  125:
  126:
  127:
                            wait until wr_data_strobe = '1';
                            wait until wr_data_strobe = '0';
  128:
                            wr_data_available <= '1';
  129:
                           wr_data <= x*81";
wait until wr_data_strobe = '1';
wait until wr_data_strobe = '0';</pre>
  130:
  131:
  132:
                           wr_data_available <= '0';
wait until wr_done = '1';</pre>
  133:
  134:
  135:
  136:
                            wait for 100 us;
  137:
  138:
                            wait until rising_edge(clk);
  139:
                            rd start <= '1';
                            wait until rd_done = '0';
  140:
  141:
                            rd_start <= '0';
                           wait until wr_data_strobe = '1';
wait until wr_data_strobe = '0';
  142:
  143:
  144:
                            wait until rd_done = '1';
  145:
  146:
  147:
                           wait;
  148:
                 end process;
  149:
  150:
  151:
  152:
                  i2c : cpt_i2c
  153:
                 port map (
                            i_clk => clk,
  154:
  155:
                            i_enable => enable,
  156:
157:
                            i_scl_clk_div => scl_clk_div,
                            i_addr => addr,
o_rd_data => rd_data,
  158:
                            o_rd_data_strobe => rd_data_strobe,
i_rd_start => rd_start,
  159:
  160:
                            o_rd_done => rd_done,
                            i_wr_data_available => wr_data_available,
  162:
163:
                            i wr data => wr data,
  164:
                            o_wr_data_strobe => wr_data_strobe,
                            i_wr_start => wr_start,
o_wr_done => wr_done,
  165:
  166:
  167:
                            io_i2c_scl => scl,
  168:
                            io_i2c_sda => sda
  169:
  170:
  171:
  172:
  173:
  174:
  175:
  176:
  177:
```

179: end Behavioral;

```
2: library IEEE;
  3: use IEEE.STD_LOGIC_1164.ALL;
  4:
 5: library unisim;
 6: use unisim.vcomponents.all;
 8: library cctl;
  9: use cctl.pkg_ovm.all;
10:
11: library mcu;
12: use mcu.pkg_mcu.all;
13:
14:
16: entity test_iobus_i2c is
17: end test_iobus_i2c;
19: architecture Behavioral of test iobus i2c is
20:
21:
22:
            component cpt_iobus_i2c is
23:
 24:
                               DEVICE_ID : std_logic_vector(31 downto 0);
25:
                               DEVICE_ID_MASK : std_logic_vector(31 downto 0)
 26:
 27:
                      );
28:
 29:
                      port (
 30:
                               i_clk : in std_logic;
31:
                               i_enable : in std_logic;
 32:
 33:
                               i iobus mosi : in tvp mcu iobus mosi;
34:
 35:
                               o_iobus_miso : out typ_mcu_iobus_miso;
36:
 37:
                               i_scl_clk_div : in integer;
                               io_scl : inout std_logic;
39:
                               io_sda : inout std_logic
40:
 41:
 42:
                      );
43:
             end component;
 45:
 46:
             signal iobus_mosi : typ_mcu_iobus_mosi := init_mcu_iobus_mosi;
signal iobus_miso : typ_mcu_iobus_miso := init_mcu_iobus_miso;
 47:
 48:
 49:
50:
             signal read_data : std_logic_vector(7 downto 0);
51:
 52:
 53:
             constant MCU_FREQ : integer := 108_000_000;
constant I2C_FREQ : integer := 100_000;
 54:
56:
57:
             constant MCU_HALF_PERIOD : time := 1 ns * 1e9 / real(MCU_FREQ);
              signal clk : std_logic;
59:
             signal enable : std_logic;
60:
             signal scl_clk_div : integer := MCU_FREQ / (2*8*I2C_FREQ);
62:
              signal scl : std_logic := 'H';
63:
 64:
              signal sda : std_logic := 'H';
65:
66:
 67:
68:
69:
 70:
71: begin
73:
74:
 75:
 76:
             scl_pullup : pullup
 77:
 78:
             port map (
                     o => scl
 79:
80:
82:
             sda_pullup : pulldown
83:
             85:
86:
 87:
88:
             begin
                      enable <= '0';
89:
 90:
                      wait for 15 us;
91:
                      enable <= '1';
                      wait;
92:
93:
              end process;
94:
95:
96:
97:
              process
             begin
98:
                      wait for 10 us;
99:
                      loop
                               clk <= '1';
100:
```

```
./test_iobus_i2c.vhd
                                                 Tue Jul 14 19:24:40 2015
  101:
                                       wait for MCU_HALF_PERIOD;
  102:
                                      clk <= '0';
wait for MCU_HALF_PERIOD;</pre>
  103:
  104:
                             end loop;
  105:
                  end process;
  106:
  107:
  108:
  110:
                  process
  111:
                  begin
  113:
                             wait for 100 us;
                             wait until rising_edge(clk);
  114:
                             iobus_mosi.address <= x"F0000055";
                            iobus_mosi.addr_strobe <= '1';
iobus_mosi.write_data <= x"000000AA";</pre>
  116:
  117:
                             iobus_mosi.write_strobe <= '1';</pre>
                            wait until rising_edge(clk);
iobus_mosi.address <= x"00000000";</pre>
  119:
  120:
                            iobus_mosi.addr_strobe <= '0';
iobus_mosi.write_data <= x"00000000";</pre>
  121:
  122:
                             iobus_mosi.write_strobe <= '0';
  123:
  124:
                             wait until iobus_miso.ready = '1';
  125:
  126:
                             wait until rising_edge(clk);
  127:
                             iobus_mosi.address <= x"F0000055";
                             iobus_mosi.addr_strobe <= '1';
iobus_mosi.read_strobe <= '1';</pre>
  128:
  129:
  130:
                             wait until rising_edge(clk);
                             iobus_mosi.address <= x"00000000";
  131:
                            iobus_mosi.addr_strobe <= '0';
iobus_mosi.read_strobe <= '0';
wait until iobus_miso.ready = '1';</pre>
  132:
  133:
  134:
  135:
                             read_data <= iobus_miso.read_data(7 downto 0);</pre>
  136:
  137:
  138:
  139:
                  end process;
  140:
  141:
  142:
  143:
                  iobus_i2c : cpt_iobus_i2c
  145:
                  generic map (
                             DEVICE_ID => x"F0000000",
  146:
  147:
                             DEVICE_ID_MASK => x"FC000000"
  148:
  149:
                  port map (
                            i_clk => clk,
i_enable => '1',
  150:
  151:
  152:
  153:
                            i_iobus_mosi => iobus_mosi,
o_iobus_miso => iobus_miso,
  154:
  156:
157:
                             i_scl_clk_div => scl_clk_div,
  158:
                             io_scl => scl,
  159:
                             io_sda => sda
                  );
  160:
  162:
  163:
  164: end Behavioral;
  165:
```

```
2: library IEEE;
  3: use IEEE.STD_LOGIC_1164.ALL;
  4:
 5: library unisim;
 6: use unisim.vcomponents.all;
 8: library cctl;
  9: use cctl.pkg_ovm.all;
10:
11: library mcu;
12: use mcu.pkg_mcu.all;
13:
14:
16: entity test_iobus_sccb is
17: end test_iobus_sccb;
19: architecture Behavioral of test_iobus_sccb is
20:
21:
22:
            component cpt_iobus_sccb is
23:
 24:
                               DEVICE_ID : std_logic_vector(31 downto 0);
25:
                               DEVICE_ID_MASK : std_logic_vector(31 downto 0)
 26:
 27:
                      );
28:
 29:
                      port (
 30:
                               i_clk : in std_logic;
31:
                               i_enable : in std_logic;
 32:
 33:
                               i iobus mosi : in tvp mcu iobus mosi;
34:
 35:
                               o_iobus_miso : out typ_mcu_iobus_miso;
36:
 37:
                               i_scl_clk_div : in integer;
                               io_scl : inout std_logic;
39:
                               io_sda : inout std_logic
40:
 41:
 42:
                      );
43:
             end component;
 45:
 46:
             signal iobus_mosi : typ_mcu_iobus_mosi := init_mcu_iobus_mosi;
signal iobus_miso : typ_mcu_iobus_miso := init_mcu_iobus_miso;
 47:
 48:
 49:
50:
             signal read_data : std_logic_vector(7 downto 0);
51:
 52:
 53:
             constant MCU_FREQ : integer := 108_000_000;
constant I2C_FREQ : integer := 100_000;
 54:
56:
57:
             constant MCU_HALF_PERIOD : time := 1 ns * 1e9 / real(MCU_FREQ);
              signal clk : std_logic;
59:
             signal enable : std_logic;
60:
             signal scl_clk_div : integer := MCU_FREQ / (2*8*I2C_FREQ);
62:
              signal scl : std_logic := 'H';
63:
 64:
              signal sda : std_logic := 'H';
65:
66:
 67:
68:
69:
 70:
71: begin
73:
74:
 75:
 76:
             scl_pullup : pullup
 77:
 78:
             port map (
                     o => scl
 79:
80:
82:
             sda_pullup : pullup
83:
             85:
86:
 87:
88:
             begin
                      enable <= '0';
89:
 90:
                      wait for 15 us;
91:
                      enable <= '1';
                      wait;
92:
93:
              end process;
94:
95:
96:
97:
              process
             begin
98:
                      wait for 10 us;
99:
                      loop
                               clk <= '1';
100:
```

```
./test_iobus_sccb.vhd
                                                  Tue Jul 14 19:24:40 2015
  101:
                                       wait for MCU_HALF_PERIOD;
  102:
                                      clk <= '0';
wait for MCU_HALF_PERIOD;</pre>
  103:
  104:
                             end loop;
  105:
                  end process;
  106:
  107:
  108:
  110:
                  process
  111:
                  begin
  113:
                             wait for 100 us;
                             wait until rising_edge(clk);
  114:
                             iobus_mosi.address <= x"F0000055";
                            iobus_mosi.addr_strobe <= '1';
iobus_mosi.write_data <= x"000000AA";</pre>
  116:
  117:
                             iobus_mosi.write_strobe <= '1';</pre>
                            wait until rising_edge(clk);
iobus_mosi.address <= x"00000000";</pre>
  119:
  120:
                             iobus_mosi.addr_strobe <= '0';
iobus_mosi.write_data <= x"00000000";</pre>
  121:
  122:
                             iobus_mosi.write_strobe <= '0';
  123:
  124:
                             wait until iobus_miso.ready = '1';
  125:
  126:
                             wait until rising_edge(clk);
  127:
                             iobus_mosi.address <= x"F0000055";
                             iobus_mosi.addr_strobe <= '1';
iobus_mosi.read_strobe <= '1';</pre>
  128:
  129:
  130:
                             wait until rising_edge(clk);
                             iobus_mosi.address <= x"00000000";
  131:
                            iobus_mosi.addr_strobe <= '0';
iobus_mosi.read_strobe <= '0';
wait until iobus_miso.ready = '1';</pre>
  132:
  133:
  134:
  135:
                             read_data <= iobus_miso.read_data(7 downto 0);</pre>
  136:
  137:
  138:
  139:
                  end process;
  140:
  141:
  142:
  143:
                  iobus_sccb : cpt_iobus_sccb
  145:
                  generic map (
                             DEVICE_ID => x"F0000000",
  146:
  147:
                             DEVICE_ID_MASK => x"FC000000"
  148:
  149:
                  port map (
                            i_clk => clk,
i_enable => '1',
  150:
  151:
  152:
  153:
                            i_iobus_mosi => iobus_mosi,
o_iobus_miso => iobus_miso,
  154:
  155:
  156:
157:
                             i_scl_clk_div => scl_clk_div,
  158:
                             io_scl => scl,
  159:
                             io_sda => sda
                  );
  160:
  162:
  163:
  164: end Behavioral;
  165:
```

```
Sat Jul 18 18:29:18 2015
./test_quadcam.vhd
                                                                                           1
    2: library ieee;
    3: use ieee.std_logic_1164.all;
    4: use ieee.std_logic_arith.all;
    5: use ieee.numeric_std.all;
    7: library unisim;
    8: use unisim.vcomponents.all;
  10:
   11:
   12: library mctl;
   13: use mctl.pkg_mctl.all;
   14:
   15: library cctl;
   16: use cctl.pkg_cctl.all;
   17:
   18: library cctl;
   19: use cctl.pkg_ovm.all;
   20:
   21: library usb;
   22: use usb.pkg_usb.all;
   23:
   25: use vga.pkg_vga.all;
   26:
   27: library util;
   28: use util.pkg_util.all;
   29:
   30:
   31: entity test_quadcam is
   32: end entity test_quadcam;
   33:
   34:
   35: architecture arch of test_quadcam is
   36:
                constant C3_HW_TESTING : string := "FALSE";
   37:
   38:
                constant C3_SIMULATION : string := "TRUE";
   39:
                constant C3_CALIB_SOFT_IP : string := "FALSE";
   40:
   41:
                         -- Duration to stay in reset on startup, in seconds -- External RAM requires 200us min.
   42:
   43:
                constant STARTUP_RESET_DUR : real := 20.0e-6;
   45:
   46:
                           -- Master oscillator frequency, in Hz
   47:
                constant SYSTEM_CLOCK_FREQ : real := 24.0e6;
   48:
   49:
   50:
                -- Features to include in simulation
                constant INCLUDE_MCU : string := "TRUE";
constant INCLUDE_MCTL : string := "TRUE";
   51:
   52:
   53:
                constant INCLUDE_MCTL_CHIPSCOPE : string := "FALSE";
   54:
                constant INCLUDE_MCTL_TEST : string := "FALSE";
constant INCLUDE_IOBUS_MPORT : string := "TRUE";
                constant INCLUDE_SCCB : string := "TRUE";
constant INCLUDE_CCTL : string := "TRUE";
   56:
   57:
                constant INCLUDE_USB : string := "TRUE";
   58:
   59:
                constant INCLUDE_VGA : string := "TRUE";
   60:
                constant SMALL_FRAME : string := "FALSE";
   62:
   63:
                function c3_sim_hw (val1:std_logic_vector( 31 downto 0); val2: std_logic_vector( 31 downto 0) ) return std_logic_vector is
   65:
   66:
                         begin
   67:
                         if (C3_HW_TESTING = "FALSE") then
   68:
                           return val1;
   69:
                         else
   70:
                           return val2;
   71:
                         end if;
   72:
                end function;
   73:
   74:
   75:
   76:
                component sim_ovm is
   77:
                         generic (
   78:
                                  SMALL_FRAME : string := "FALSE"
   79:
                         );
   80:
                         port (
                                   i_ovm_sccb_mosi : in typ_ovm_sccb_mosi;
                                  io_ovm_sccb_bidir : inout typ_ovm_sccb_bidir;
o_ovm_video_miso : out typ_ovm_video_miso
   82:
   83:
                         );
   85:
                end component;
   86:
   87:
                component top_quadcam is
   88:
                         generic (
   89:
   90:
                                  STARTUP_RESET_DUR : real := 200.0e-6;
   91:
                                  SYSTEM_CLOCK_FREQ : real := 24.0e6;
   92:
   93:
                                   INCLUDE_MCU : string;
                                  INCLUDE MCTL : string;
   94:
                                   INCLUDE_MCTL_CHIPSCOPE : string;
   95:
                                  INCLUDE_MCTL_TEST : string;
INCLUDE_IOBUS_MPORT : string;
   96:
   97:
   98:
                                   INCLUDE_SCCB : string;
```

100:

INCLUDE\_CCTL : string;

INCLUDE USB : string;

```
Sat Jul 18 18:29:18 2015
./test_quadcam.vhd
  101:
                                      INCLUDE_VGA : string;
  102:
  103:
                                      C3_CALIB_SOFT_IP : string := "FALSE";
  104:
                                      C3_SIMULATION : string := "FALSE";
                                      C3_HW_TESTING : string := "TRUE"
  105:
  106:
  107:
                            );
  108:
                           port (
  110:
                                      i_clk_24M : in std_logic;
  111:
                                      o_mcu_uart_tx : out std_logic;
i_mcu_uart_rx : in std_logic;
  113:
  114:
  116:
                                      o_led_addr : out std_logic_vector(2 downto 0);
                                      i_switch1 : in std_logic;
i_switch2 : in std_logic;
  117:
  119:
                                      mcb3 rzq : inout std logic;
  120:
  121:
                                      mcb3_cs_n : out std_logic;
  122:
  123:
                                      mctl ram bidir : inout typ mctl ram bidir;
  124:
                                      mctl_ram_mosi : out typ_mctl_ram_mosi;
  125:
  126:
                                      io debug ovm0 video miso : inout typ ovm video miso;
                                      io_debug_ovm0_sccb_bidir : inout typ_ovm_sccb_bidir;
o_debug_ovm0_sccb_mosi : inout typ_ovm_sccb_mosi;
  127:
  128:
  129:
  130:
                                      i_ovml_video_miso : in typ_ovm_video_miso;
                                      io_ovm1_sccb_bidir : inout typ_ovm_sccb_bidir;
  131:
                                      o_ovml_sccb_mosi : out typ_ovm_sccb_mosi;
  132:
  133:
                                      i ovm2_video_miso : in typ_ovm_video_miso;
  134:
                                      io_ovm2_sccb_bidir : inout typ_ovm_sccb_bidir;
  135:
  136:
                                      o_ovm2_sccb_mosi : out typ_ovm_sccb_mosi;
  137:
  138:
                                      i_ovm3_video_miso : in typ_ovm_video_miso
                                      io_ovm3_sccb_bidir : inout typ_ovm_sccb_bidir;
o_ovm3_sccb_mosi : out typ_ovm_sccb_mosi;
  139:
  140:
  141:
  142:
                                      o_vga_mosi : out typ_vga_mosi := init_vga_mosi;
  143:
                                      i_usb_ctrl_miso : in typ_usb_ctrl_miso;
o_usb_ctrl_mosi : out typ_usb_ctrl_mosi;
io_usb_data_bidir : inout typ_usb_data_bidir
  145:
  146:
  147:
  148:
                           );
  149:
                  end component;
  150:
  151:
  152:
                  component lpddr_model_c3 is
  153:
                          port (
  154:
                                      Clk : in std logic;
                                      Clk_n : in std_logic;
  156:
                                      Cke : in std_logic;
  157:
                                      Cs n : in std logic;
                                      Ras_n : in std_logic;
                                      Cas_n : in std_logic;
We_n : in std_logic;
  159:
  160:
                                      Dm : inout std_logic_vector((C3_NUM_DQ_PINS/16) downto 0);
                                      Ba : in std_logic_vector((C3_MEM_BANKADDR_WIDTH - 1) downto 0);
Addr : in std_logic_vector((C3_MEM_ADDR_WIDTH - 1) downto 0);
Dq : inout std_logic_vector((C3_NUM_DQ_PINS - 1) downto 0);
  162:
  163:
                                      Dqs : inout std_logic_vector((C3_NUM_DQ_PINS/16) downto 0)
  165:
                            );
  166:
  167:
                  end component;
  168:
  169:
  170:
           signal clk_24M : std_logic := '0';
  171:
  172:
                 signal mcb3_cs_n : std_logic;
  173:
                  signal mctl_ram_bidir : typ_mctl_ram_bidir;
  174:
  175:
                  signal mctl_ram_mosi : typ_mctl_ram_mosi;
  176:
           signal mcb3_dram_dqs_vector : std_logic_vector(1 downto 0);
signal mcb3_dram_dm_vector : std_logic_vector(1 downto 0);
  177:
  178:
  179:
           signal mcb3_command : std_logic_vector(2 downto 0);
signal mcb3_enable1 : std_logic := '0';
  180:
  181:
           signal mcb3_enable2 : std_logic := '0';
  182:
  183:
  184:
           signal mcb3_rzq : std_logic;
  185:
                  signal usb clkin : std logic := '0';
  186:
  187:
                  signal usb_clkout : std_logic;
  188:
                  signal mcu_uart_tx : std_logic := '0';
  189:
  190:
                  signal mcu_uart_rx : std_logic := '0';
  191:
  192:
  193:
                  signal led_addr : std_logic_vector(2 downto 0);
  194:
                  signal leds : std_logic_vector(7 downto 1);
  195:
  196:
                  signal switch1 : std_logic;
                  signal switch2 : std logic;
  197:
  198:
  199:
                  \textbf{function} \ \ \text{vector} \ \ (\texttt{asi:std\_logic}) \ \ \textbf{return} \ \ \texttt{std\_logic\_vector} \ \ \textbf{is}
                            variable v : std_logic_vector(0 downto 0) ;
  200:
```

```
Sat Jul 18 18:29:18 2015
./test_quadcam.vhd
  201:
                           v(0) := asi;
  202:
  203:
                           return(v);
  204:
                 end function vector;
  205:
  206:
                 constant USB_PERIOD : time := 16.667 ns;
  207:
  208:
  209:
                 signal debug_ovm0_video_miso : typ_ovm_video_miso := init_ovm_video_miso;
  210:
                 signal ovml_video_miso : typ_ovm_video_miso := init_ovm_video_miso;
                 signal ovm2_video_miso : typ_ovm_video_miso := init_ovm_video_miso;
signal ovm3_video_miso : typ_ovm_video_miso := init_ovm_video_miso;
  211:
  213:
  214:
                 signal debug_ovm0_sccb_bidir : typ_ovm_sccb_bidir := init_ovm_sccb_bidir;
  216:
                 signal ovml_sccb_bidir : typ_ovm_sccb_bidir := init_ovm_sccb_bidir;
signal ovm2_sccb_bidir : typ_ovm_sccb_bidir := init_ovm_sccb_bidir;
  217:
  218:
                 signal ovm3_sccb_bidir : typ_ovm_sccb_bidir := init_ovm_sccb_bidir
  219:
                 signal debug_ovm0_sccb_mosi : typ_ovm_sccb_mosi := init_ovm_sccb_mosi;
  220:
                 signal ovml_sccb_mosi: typ_ovm_sccb_mosi := init_ovm_sccb_mosi;
signal ovm2_sccb_mosi : typ_ovm_sccb_mosi := init_ovm_sccb_mosi;
  221:
  222:
  223:
                 signal ovm3_sccb_mosi : typ_ovm_sccb_mosi := init_ovm_sccb_mosi;
  224:
  225:
                 signal vga_mosi : typ_vga_mosi := init_vga_mosi;
  226:
                 signal usb_ctrl_miso : typ_usb_ctrl_miso := init_usb_ctrl_miso;
signal usb_ctrl_mosi : typ_usb_ctrl_mosi := init_usb_ctrl_mosi;
  227:
  228:
                 signal usb_data_bidir : typ_usb_data_bidir := init_usb_data_bidir;
  229:
  230:
  231:
  232:
  233: begin
  234:
  235:
  236:
                 process
  237:
                 begin
  238:
                           usb_clkin <= not usb_clkin;
  239:
                           wait for (USB_PERIOD) / 2;
  240:
                 end process;
  241:
  242:
                 -- System clock
  243:
                 process
  245:
                 begin
  246:
                          clk_24M <= not clk_24M;
  247:
                           wait for ( 1 sec * period(SYSTEM_CLOCK_FREQ) / 2.0 );
  248:
                 end process;
  249:
  250:
           rzg pulldown3 : PULLDOWN port map(0 => mcb3 rzg);
  251:
  252:
  253:
                 mcu_uart_rx <= mcu_uart_tx;</pre>
  254:
  255:
                 quadcam : top_quadcam
  256:
                           STARTUP RESET DUR => STARTUP RESET DUR,
  257:
                           SYSTEM_CLOCK_FREQ => SYSTEM_CLOCK_FREQ,
  259:
                           INCLUDE MCU => INCLUDE MCU,
  260:
                           INCLUDE_MCTL => INCLUDE_MCTL,
                           INCLUDE_MCTL_CHIPSCOPE => INCLUDE_MCTL_CHIPSCOPE,
INCLUDE_MCTL_TEST => INCLUDE_MCTL_TEST,
  262:
  263:
                           INCLUDE_IOBUS_MPORT => INCLUDE_IOBUS_MPORT,
                           INCLUDE_SCCB => INCLUDE_SCCB,
INCLUDE_CCTL => INCLUDE_CCTL,
  265:
  266:
  267:
                           INCLUDE_USB => INCLUDE_USB,
  268:
                           INCLUDE_VGA => INCLUDE_VGA,
  269:
  270:
                           C3_HW_TESTING => C3_HW_TESTING,
                          C3_SIMULATION => C3_SIMULATION,
C3_CALIB_SOFT_IP => C3_CALIB_SOFT_IP
  271:
  272:
  273:
                 port map (
  274:
  275:
  276:
                          i_clk_24M => clk_24M,
  277:
  278:
                           o_mcu_uart_tx => mcu_uart_tx,
  279:
                           i_mcu_uart_rx => mcu_uart_rx,
  280:
                           o_led_addr => led_addr,
  281:
  282:
                           i switch1 => switch1.
                           i_switch2 => switch2,
  283:
  284:
  285:
                           mctl ram bidir => mctl ram bidir.
                           mctl_ram_mosi => mctl_ram_mosi,
  286:
  287:
  288:
                           mcb3 cs n => mcb3 cs n.
  289:
                           mcb3_rzq => mcb3_rzq,
  290:
  291:
                           io_debug_ovm0_video_miso => debug_ovm0_video_miso,
                           io_debug_ovm0_sccb_bidir => debug_ovm0_sccb_bidir,
  292:
  293:
                           o_debug_ovm0_sccb_mosi => debug_ovm0_sccb_mosi,
  294:
  295:
                           i ovml video miso => ovml video miso,
  296:
                           io_ovml_sccb_bidir => ovml_sccb_bidir,
                           o ovml sccb mosi => ovml sccb mosi.
  297:
  298:
                           i_ovm2_video_miso => ovm2_video_miso,
io_ovm2_sccb_bidir => ovm2_sccb_bidir,
  299:
  300:
```

```
./test_quadcam.vhd
 301:
                     o_ovm2_sccb_mosi => ovm2_sccb_mosi,
 302:
 303:
                      i_ovm3_video_miso => ovm3_video_miso,
 304:
                      io_ovm3_sccb_bidir => ovm3_sccb_bidir,
 305:
                      o_ovm3_sccb_mosi => ovm3_sccb_mosi,
 306:
 307:
                      o_vga_mosi => vga_mosi,
 308:
  309:
                      i_usb_ctrl_miso => usb_ctrl_miso,
 310:
                      o_usb_ctrl_mosi => usb_ctrl_mosi,
                     io_usb_data_bidir => usb_data_bidir
 311:
 313:
             );
 314:
 316:
              gen_leds :
             gen_seus .
for i in 1 to 7 generate
   leds(i) <= '1' when conv_std_logic_vector(i,3) = led_addr else '0';</pre>
 317:
 319:
 320:
             switch1 <= '0';
switch2 <= '0';
  321:
 322:
 323:
  324:
 326: -- Cameras
 328:
 329:
              cam0 : sim_ovm
 330:
             331:
 332:
 333:
             port map (
                     i ovm sccb mosi => debug ovm0 sccb mosi.
 334:
                      io_ovm_sccb_bidir => debug_ovm0_sccb_bidir,
 335:
 336:
                     o_ovm_video_miso => debug_ovm0_video_miso
 337:
 338:
              cam1 : sim_ovm
 339:
 340:
             generic map (
                     SMALL_FRAME => SMALL_FRAME
  341:
 342:
 343:
             port map (
  344:
                     i_ovm_sccb_mosi => ovm1_sccb_mosi,
                     io_ovm_sccb_bidir => ovm1_sccb_bidir,
o_ovm_video_miso => ovm1_video_miso
 345:
 346:
 347:
             );
 348:
 349:
              cam2 : sim_ovm
 350:
              generic map (
                     SMALL_FRAME => SMALL_FRAME
 351:
  352:
 353:
 354:
                     i ovm sccb mosi => ovm2 sccb mosi,
                     io_ovm_sccb_bidir => ovm2_sccb_bidir,
  355:
 356:
                     o_ovm_video_miso => ovm2_video_miso
             );
 357:
  358:
 359:
              cam3 : sim_ovm
 360:
              generic map (
  361:
                     SMALL_FRAME => SMALL_FRAME
 362:
 363:
              port map (
  364:
                      i_ovm_sccb_mosi => ovm3_sccb_mosi,
                     io_ovm_sccb_bidir => ovm3_sccb_bidir,
o_ovm_video_miso => ovm3_video_miso
 365:
 366:
  367:
 368:
 369:
 370:
 372: -- LPDDR
 374:
 375:
 376:
          mcb3_command <= (mctl_ram_mosi.ras_n & mctl_ram_mosi.cas_n & mctl_ram_mosi.we_n);</pre>
 377:
 378:
          process(mctl_ram_mosi.ck)
 379:
          begin
            if (rising_edge(mctl_ram_mosi.ck)) then
 380:
  381:
                     if (mcb3_command = "100") then
 382:
                mcb3_enable2 <= '0';
              elsif (mcb3_command = "101") then
 383:
 384:
                mcb3_enable2 <= '1';
 385:
              else
               mcb3_enable2 <= mcb3_enable2;
 386:
  387:
              end if;
              mcb3_enable1 <= mcb3_enable2;</pre>
 388:
 389:
            end if;
 390:
          end process;
 391:
 392:
 393:
          \verb|mcb3_dram_dqs_vector(1 | \textbf{downto} | 0)| <= (\verb|mctl_ram_bidir.udqs| \& \verb|mctl_ram_bidir.dqs|)|
 394:
                             when (mcb3_enable2 = '0' and mcb3_enable1 = '0') else "ZZ";
 395:
          mctl_ram_bidir.dqs <= mcb3_dram_dqs_vector(0) when ( mcb3_enable1 = '1') else 'Z';
mctl_ram_bidir.udqs <= mcb3_dram_dqs_vector(1) when (mcb3_enable1 = '1') else 'Z';</pre>
 396:
 397:
 398:
 399:
 400:
              mcb3 dram dm vector <= (mctl ram mosi.udm & mctl ram mosi.dm);
```

Sat Jul 18 18:29:18 2015

419: 420: end architecture;

```
2: library ieee;
  3: use ieee.std_logic_1164.all;
  4: use ieee.std_logic_arith.all;
 5: use ieee.std_logic_unsigned.all;
6: --use ieee.numeric_std.all;
 8: library unisim;
  9: use unisim.vcomponents.all;
10:
11:
 12: library mcu;
13: use mcu.pkg_mcu.all;
14:
 15: library mctl;
16: use mctl.pkg_mctl.all;
17:
 18: library mctl_test;
19: use mctl_test.pkg_mctl_test.all;
20:
 21: library cctl;
22: use cctl.pkg_cctl.all;
23: use cctl.pkg_ovm.all;
25: library usb;
26: use usb.pkg_usb.all;
27:
28: library vga;
29: use vga.pkg_vga.all;
 30:
31: library leds;
32: use leds.pkg_leds.all;
33:
34: library util;
35: use util.pkg_util.all;
36:
37:
 38: entity top_quadcam is
39:
             generic (
                      -- Flag to indicate simulation or hardware
40:
                      -- Set true in testbenches only, and false everywhere else C3_SIMULATION : string := "FALSE";
 41:
 42:
 43:
 45:
 46:
                      -- Design parameters for hardware implementation
 47:
 48:
 49:
                      -- Duration to stay in reset on startup, in seconds
                      -- External RAM requires 200us min.
STARTUP_RESET_DUR: real := 200.0e-6;
 50:
 51:
 53:
                      -- Master oscillator frequency, in Hz
 54:
                      SYSTEM_CLOCK_FREQ : real := 24.0e6;
56:
57:
                      -- Features to include in hardware implementation
 59:
 60:
                      -- Microcontroller
 62:
                      INCLUDE_MCU : string := "TRUE";
 63:
                      -- RAM controller
 65:
                      INCLUDE_MCTL : string := "TRUE";
 66:
 67:
                      -- RAM controller debugging
 68:
                      INCLUDE_MCTL_CHIPSCOPE : string := "FALSE";
 69:
 70:
                      -- RAM traffic generator
 71:
                      INCLUDE_MCTL_TEST : string := "FALSE";
 72:
 73:
                      -- RAM<-->MCU link
                      INCLUDE_IOBUS_MPORT : string := "TRUE";
 74:
 75:
 76:
                      -- Camera control bus
 77:
                      INCLUDE_SCCB : string := "TRUE";
 78:
 79:
                      -- Camera controller
                      INCLUDE_CCTL : string := "TRUE";
 80:
82:
                      -- FTDI USB
                      INCLUDE_USB : string := "TEST";
83:
85:
                      -- Video output
86:
                      INCLUDE_VGA : string := "TRUE";
 87:
88:
 89:
 90:
                      -- RAM controller parameters
91:
 92:
 93:
                      -- Enable soft calibration logic
                      -- This routine optimizes the RAM I/O by measuring the data channels
94:
 95:
                         Documentation says it is not supported on LPDDR designs
 96:
                      C3_CALIB_SOFT_IP : string := "FALSE";
97:
 98:
                       -- Determines the address space accessed by the traffic generator
                      -- # = FALSE, Smaller address space,
-- # = TRUE, Large address space.
99:
100:
```

```
./top_quadcam.vhd
                                         Thu Jul 30 15:28:46 2015
  101:
                          C3_HW_TESTING : string := "TRUE"
  102:
  103:
  104:
                           -- # = 1, Enable debug signals/controls
                           -- = 0, Disable debug signals/controls
--DEBUG_EN : integer := 1
  105:
  106:
  107:
                 );
  108:
                 port (
  109:
                           --o_ram_error : out std_logic;
  110:
                           o_mcu_uart_tx : out std_logic;
                           i mcu uart rx : in std logic;
  111:
                            --o_calib_done : out std_logic;
                           --o_error : out std_logic;
i_clk_24m : in std_logic;
  113:
  114:
  116:
                           o_error_led_n : out std_logic;
--i_reset : in std_logic;
  117:
  119:
                           o_led_addr : out std_logic_vector(2 downto 0);
  120:
  121:
  122:
                           i switch1 : in std logic;
                           i_switch2 : in std_logic;
  123:
  124:
                           mcb3_rzq : inout std_logic;
  125:
                           mcb3_cs_n : out std_logic;
  126:
  127:
                           mctl ram bidir : inout typ_mctl_ram_bidir;
  128:
                           mctl_ram_mosi : out typ_mctl_ram_mosi;
  129:
  130:
  131:
                           i ovm0 video miso : inout tvp ovm video miso;
                           io_ovm0_sccb_bidir : inout typ_ovm_sccb_bidir;
  132:
                           o_ovm0_sccb_mosi : inout typ_ovm_sccb_mosi;
  133:
  134:
  135:
                           i_ovm1_video_miso : in typ_ovm_video_miso;
                           io_ovml_sccb_bidir: inout typ_ovm_sccb_bidir; o_ovml_sccb_mosi: out typ_ovm_sccb_mosi;
  136:
  137:
  138:
  139:
                           i_ovm2_video_miso : in typ_ovm_video_miso;
io_ovm2_sccb_bidir : inout typ_ovm_sccb_bidir;
  140:
                           o_ovm2_sccb_mosi : out typ_ovm_sccb_mosi;
  141:
  142:
                           i_ovm3_video_miso : in typ_ovm_video_miso;
  143:
                           o_ovm3_sccb_bidir : inout typ_ovm_sccb_bidir;
o_ovm3_sccb_mosi : out typ_ovm_sccb_mosi;
  145:
  146:
                           o_vga_mosi : out typ_vga_mosi := init_vga_mosi;
  147:
  148:
  149:
                           i_usb_ctrl_miso : in typ_usb_ctrl_miso;
                           o_usb_ctrl_mosi : out typ_usb_ctrl_mosi;
io_usb_data_bidir : inout typ_usb_data_bidir;
  150:
  151:
  152:
  153:
                           o_wifi_txd : out std_logic;
  154:
                           io wifi rxd : inout std logic;
                           o_wifi_rst : out std_logic;
                           io_wifi_gpio0 : inout std_logic;
io_wifi_gpio2 : inout std_logic;
  156:
  157:
                           o_wifi_ch_pd : out std_logic;
  159:
                           o dummy bank0 topright : out std logic;
  160:
                           o_dummy_bank0_topleft : out std_logic;
                           o_dummy_bankl_righttop : out std_logic;
o_dummy_bankl_rightbottom : out std_logic;
o_dummy_bank2_bottomleft : out std_logic;
  162:
  163:
                           o_dummy_bank2_bottomright : out std_logic;
o_dummy_bank3_lefttop : out std_logic;
  165:
  166:
  167:
                           o_dummy_bank3_leftbottom : out std_logic
  168:
                 );
  169: end top_quadcam;
  170:
  171: architecture arch of top_quadcam is
  172:
  173:
  174:
  175:
           COMPONENT cpt_ovm_bram
  176:
            PORT (
  177:
                                     i pclk : in std logic;
  178:
                                     i_vsync : in std_logic;
                                     i_href : in std_logic;
i data : in std logic vector (7 downto 0);
  179:
  180:
                                     i_reset : in std_logic;
  182:
                                     o rd data : out std logic vector(31 downto 0);
  183:
  184:
                                     o_frame_number : out integer range 0 to 3;
  185:
                                     o_line_number : out integer range 0 to 2047;
  186:
  187:
                                     o_words_read: out integer range 0 to 511;
                                     i_burst_length : std_logic_vector(5 downto 0);
o_burst_available : out std_logic;
  188:
  189:
  190:
                                     o_collision : out std_logic;
  191:
                                     i_clk : in std_logic;
  192:
  193:
                                     i_rd_enable : in std_logic
  194:
                  );
  195:
            END COMPONENT;
  196:
  197:
  198:
             COMPONENT cpt_ovm_mux
  199:
                  i_clk : IN std_logic;
```

```
./top_quadcam.vhd
                                        Thu Jul 30 15:28:46 2015
 201:
                  i_reset : IN std_logic;
  202:
                  i0_frame_count : IN integer range 0 to 3;
i1_frame_count : IN integer range 0 to 3;
  203:
  204:
                  i2_frame_count : IN
                                           integer range 0 to 3;
                  i3_frame_count : IN integer range 0 to 3;
i_frame_addr0 : IN std_logic_vector(28 downto 0);
  205:
  206:
  207:
                  i_frame_addr1 : IN std_logic_vector(28 downto 0);
                  i_frame_addr2 : IN std_logic_vector(28 downto 0);
i_frame_addr3 : IN std_logic_vector(28 downto 0);
  208:
  209:
                  i0_line_offset : IN
i1 line offset : IN
  210:
                                          integer range 0 to 8191;
                                           integer range 0 to 8191;
  211:
                   i2_line_offset : IN
                                           integer range 0 to 8191;
  213:
                  i3_line_offset : IN
                                          integer range 0 to 8191;
                  i0 words read : IN integer range 0 to 511;
  214:
                   i1_words_read : IN
                                          integer range 0 to 511;
  216:
                  i2_words_read : IN integer range 0 to 511;
  217:
                  i3 words read : IN integer range 0 to 511;
                   i0_line_count : IN
  218:
                                          integer range 0 to 511;
  219:
                  i1_line_count : IN integer range 0 to 511;
  220:
                  i2 line count : IN integer range 0 to 511;
                   i3_line_count : IN integer range 0 to 511;
  221:
                  i0_rd_data : IN std_logic_vector(31 downto 0);
i1_rd_data : IN std_logic_vector(31 downto 0);
  222:
  223:
                  11_rd_aata : IN std_logic_vector(31 downto 0);
12_rd_data : IN std_logic_vector(31 downto 0);
13_rd_data : IN std_logic_vector(31 downto 0);
10_burst_available : IN std_logic;
11_burst_available : IN std_logic;
12_burst_available : IN std_logic;
13_burst_available : IN std_logic;
13_burst_available : IN std_logic;
  224:
  225:
  226:
  227:
  228:
  229:
  230:
                  00_rd_enable : OUT std_logic;
01_rd_enable : OUT std_logic;
  231:
                  o2_rd_enable : OUT std_logic;
  232:
  233:
                  o3_rd_enable : OUT std_logic;
                  i_burst_length : IN std_logic_vector(5 downto 0);
  234:
                  o_mport_miso : OUT typ_mctl_mport_miso;
  235:
  236:
                  i_mport_mosi : IN typ_mctl_mport_mosi
  237:
  238:
            END COMPONENT;
  239:
  240:
  241:
  242:
  243:
  245: -- Signal Declarations
  247:
                 signal clk 24m : std logic := '0';
  248:
  249:
  250:
                 --signal ovm0_video_miso : typ_ovm_video_miso;
  251:
                 --signal ovm0_sccb_bidir : typ_ovm_sccb_bidir;
  252:
                 --signal ovm0_sccb_mosi : typ_ovm_sccb_mosi;
  253:
  254:
  255:
  256: --
                 signal debug_data : std_logic_vector(7 downto 0);
                 signal debug_href : std_logic;
  257: --
                 signal debug_vsync : std_logic;
  258: --
  259: --
                 signal debug_scl : std_logic;
  260: --
                 --signal debug sda : std logic;
  261: --
                 signal debug_pclk : std_logic;
  262: --
  263: --
                 signal debug0 data : std logic vector(7 downto 0);
                 signal debug1_data : std_logic_vector(7 downto 0);
  264: --
  265: --
                 signal debug2_data : std_logic_vector(7 downto 0);
  266: --
                 signal debug3_data : std_logic_vector(7 downto 0);
  267: --
                 signal debug4_data : std_logic_vector(7 downto 0);
                 signal debug5_data : std_logic_vector(7 downto 0);
signal debug6_data : std_logic_vector(7 downto 0);
  268: --
  269: --
  270: --
                 signal debug7_data : std_logic_vector(7 downto 0);
                 signal debug8_data : std_logic_vector(7 downto 0);
signal debug9_data : std_logic_vector(7 downto 0);
  271: --
  272: --
  273: --
                 signal debugA_data : std_logic_vector(7 downto 0);
                 signal debugB_data : std_logic_vector(7 downto 0);
signal debugC_data : std_logic_vector(7 downto 0);
  274: --
  275: --
  276: --
                 signal debugD_data : std_logic_vector(7 downto 0);
                 signal debugE_data : std_logic_vector(7 downto 0);
signal debugF_data : std_logic_vector(7 downto 0);
  277: --
  278: --
  279: --
                 signal debug_hrefs : std_logic_vector(15 downto 0);
  280: --
                 signal debug_vsyncs : std_logic_vector(15 downto 0);
signal debug_scls : std_logic_vector(15 downto 0);
  281: --
  282: --
                 --signal debug_sda : std_logic;
                 signal debug_pclks : std_logic_vector(15 downto 0);
  283: --
  284: --
  285: --
                 signal debug_output_enable : std_logic;
  286: --
                 signal debug_output_enable_n : std_logic;
  287: --
                 signal debug src : integer range 0 to 15;
  288: --
  289: --
  290: --
                 signal debug : std_logic_vector(31 downto 0);
  291: --
  292: --
                 signal probe src : integer range 0 to 15;
  293: --
                 signal probe_latch_div : integer;
  294: --
                 signal probe_latch_pgate : std_logic;
  295: --
  296: --
                 signal probe_value : std_logic;
  297: --
                 --signal probe_value_n : std_logic;
  298: --
  299: --
                 signal probe_value_gated_n : std_logic;
  300: --
```

signal probe\_value\_gated\_p : std\_logic;

```
./top_quadcam.vhd
                                          Thu Jul 30 15:28:46 2015
  301: --
  302: --
                  signal probe_enable : std_logic;
signal probe_enable_n : std_logic;
  303: --
  304: --
  305: --
                  signal probe clear : std logic;
  306: --
  307: --
                  signal probe_low_count : integer;
  308: --
                  signal probe_high_count : integer;
  310:
  311:
  313:
                  signal ovm0_video_miso : typ_ovm_video_miso;
  314:
                  signal ovm1_sccb_bidir : typ_ovm_sccb_bidir;
  316:
                  signal ovm0_sccb_mosi : typ_ovm_sccb_mosi;
  317:
                  signal ovm1_video_miso : typ_ovm_video_miso;
                  signal ovm1_sccb_bidir : typ_ovm_sccb_bidir;
signal ovm1_sccb_mosi : typ_ovm_sccb_mosi;
  319: --
  320:
  321:
  322:
                  signal ovm2 video miso : tvp ovm video miso;
                  signal ovm2_sccb_bidir : typ_ovm_sccb_bidir;
signal ovm2_sccb_mosi : typ_ovm_sccb_mosi;
  323: --
  324:
  325:
                  signal ovm3_video_miso : typ_ovm_video_miso;
  326:
  327: --
                  signal ovm3_sccb_bidir : typ_ovm_sccb_bidir;
                  signal ovm3_sccb_mosi : typ_ovm_sccb_mosi;
  328:
  329:
  330:
            signal burst_length : std_logic_vector(5 downto 0) := conv_std_logic_vector(15,6);
  331:
  332:
                  signal ovm_frame_addr0 : std_logic_vector(28 downto 0) := x"0000000" & "0";
            signal ovm_frame_addr1 : std_logic_vector(28 downto 0) := x"1000000" & "0";
signal ovm_frame_addr2 : std_logic_vector(28 downto 0) := x"2000000" & "0";
  333:
  334:
            signal ovm_frame_addr3 : std_logic_vector(28 downto 0) := x"3000000" & "0"
  335:
  336:
                  signal vga_frame_addr0 : std_logic_vector(28 downto 0) := x"0000000" & "0";
  337:
            signal vga_frame_addr1 : std_logic_vector(28 downto 0) := x"1000000" & "0"; signal vga_frame_addr2 : std_logic_vector(28 downto 0) := x"2000000" & "0";
  338:
  339:
            signal vga_frame_addr3 : std_logic_vector(28 downto 0) := x"3000000" & "0";
  340:
  342:
            signal ovm0_line_offset : integer range 0 to 8191 := 0;
            signal ovml_line_offset : integer range 0 to 8191 := 1024;
  343:
            signal ovm2_line_offset : integer range 0 to 8191 := 1024;
            signal ovm3_line_offset : integer range 0 to 8191 := 640;
  345:
  346:
  347:
  348:
  349:
  350:
                  signal ovm mux enable : std logic;
  351:
  352:
                  signal ovm_mux_reset : std_logic;
  353:
                  signal ovm_bram_enable : std_logic_vector(3 downto 0);
  354:
                  signal ovm0_bram_reset : std_logic;
            signal owm0_bram_rd_enable : std_logic := '0';
signal owm0_bram_rd_data : std_logic_vector(31 downto 0);
signal owm0_bram_frame_number : integer range 0 to 3;
  356:
  357:
            signal ovm0_bram_line_number : integer range 0 to 2047;
signal ovm0_bram_words_read : integer range 0 to 511;
  359:
  360:
  361:
            signal ovm0_bram_burst_available : std_logic;
  362:
                  signal ovml bram reset : std logic;
  363:
            signal ovm1_bram_rd_enable : std_logic := '0';
  364:
            signal owml_bram_rd_data : std_logic_vector(31 downto 0);
signal owml_bram_frame_number : integer range 0 to 3;
signal owml_bram_line_number : integer range 0 to 2047;
  365:
  366:
  367:
  368:
            signal ovm1_bram_words_read : integer range 0 to 511;
  369:
            signal ovml_bram_burst_available : std_logic;
  370:
  371:
                  signal ovm2 bram reset : std logic;
  372:
            signal ovm2_bram_rd_enable : std_logic := '0';
  373:
            signal ovm2_bram_rd_data : std_logic_vector(31 downto 0);
            signal ovm2_bram_frame_number : integer range 0 to 3;
signal ovm2_bram_line_number : integer range 0 to 2047;
  374:
  375:
  376:
            signal ovm2_bram_words_read : integer range 0 to 511;
  377:
            signal ovm2_bram_burst_available : std logic;
  378:
  379:
                  signal ovm3_bram_reset : std_logic;
            signal ovm3_bram_rd_enable : std_logic := '0';
signal ovm3_bram_rd_data : std_logic_vector(31 downto 0);
  380:
            signal ovm3_bram_frame_number : integer range 0 to 3;
signal ovm3_bram_line_number : integer range 0 to 2047;
signal ovm3_bram_words_read : integer range 0 to 511;
  382:
  383:
  384:
  385:
            signal ovm3_bram_burst_available : std_logic;
  386:
  387:
            signal o0_collision : std_logic;
  388:
            signal of collision : std logic;
            signal o2_collision : std_logic;
  389:
  390:
            signal o3_collision : std_logic;
  391:
  392:
  393:
                  signal vga_mosi : typ_vga_mosi;
  394:
  395:
  396:
  397:
  398:
                  signal mcu_gpi : typ_mcu_word_array := (others => (others => '0'));
```

400:

signal mcu\_gpo : typ\_mcu\_word\_array;

```
401:
402:
403:
              signal mcu_intc_interrupt : std_logic_vector(7 downto 0);
404:
              signal mcu_intc_irq : std_logic_vector(31 downto 0);
405:
406:
              signal user_reset : std_logic;
407:
408:
              signal ram status : std logic vector(1 downto 0);
409:
410:
              signal c3_error : std_logic := '0';
              signal c3_calib_done: std_logic := '0';

signal c3_carror_status: std_logic_vector(127 downto 0) := (others => '0');
411:
412:
413:
              signal clk 108 : std logic := '0'
414:
              signal clk_108_n : std_logic := '1';
416:
              signal c3 clk0 : std logic := '0';
417:
418:
              signal c3_cmp_error : std_logic := '0';
419:
              signal c3_vio_modify_enable : std_logic := '0';
              signal c3_vio_data_mode_value : std_logic_vector(2 downto 0) := (others => '0');
420:
421:
                     c3_vio_addr_mode_value : std_logic_vector(2 downto 0) := (others => '0');
422:
423:
424:
              signal mctl_test_mport0_enabled : std_logic := '1';
              signal mctl_test_mport1_enabled : std_logic := '1';
425:
              signal mctl_test_mport2_enabled : std_logic := '1';
426:
427:
              signal mctl_test_mport3_enabled : std_logic := '0';
428:
429:
              signal mctl_test_mport3_mosi : typ_mctl_mport_mosi := init_mctl_mport_mosi;
signal mctl_test_mport3_miso : typ_mctl_mport_miso := init_mctl_mport_miso;
430:
431:
432:
433:
434:
                                                                   : std_logic := '0';
: std_logic := '0';
435:
              signal c3_selfrefresh_enter
436:
              signal c3 selfrefresh mode
437:
438:
439:
              signal dummy usb data bidir : tvp usb data bidir;
440:
441:
442:
               - Memory controller signals
443:
              signal mctl_mport0_mosi : typ_mctl_mport_mosi := init_mctl_mport_mosi;
444:
445:
              signal mctl_mport0_miso : typ_mctl_mport_miso := init_mctl_mport_miso;
446:
447:
              signal mctl_mport1_mosi : typ_mctl_mport_mosi := init_mctl_mport_mosi;
448:
              signal mctl_mport1_miso : typ_mctl_mport_miso := init_mctl_mport_miso;
449:
450:
              signal mctl_mport2_mosi : typ_mctl_mport_mosi := init_mctl_mport_mosi;
              signal mctl_mport2_miso : typ_mctl_mport_miso := init_mctl_mport_miso;
451:
452:
453:
              signal mctl_mport3_mosi : typ_mctl_mport_mosi := init_mctl_mport_mosi;
signal mctl_mport3_miso : typ_mctl_mport_miso := init_mctl_mport_miso;
454:
455:
456:
              -- UART signals
457:
458:
              signal uart_txd : std_logic;
459:
              signal uart_rxd : std_logic;
460:
461:
462:
              -- WiFi signals
              signal wifi_txd : std_logic;
463:
               -signal wifi_rxd : std_logic;
464:
              signal wifi_rst : std_logic;
signal wifi_gpio0 : std_logic;
signal wifi_gpio2 : std_logic;
465:
466:
467:
468:
              signal wifi_ch_pd : std_logic;
469:
470:
471:
              -- LED signals
472:
             signal error_led : std_logic;
473:
              signal error_led0 : std logic;
474:
475:
              signal error_led1 : std_logic;
476:
              signal error_led2 : std_logic;
477:
              signal error led3 : std logic;
478:
479:
              signal error_led_src : integer range 0 to 3;--std_logic_vector(31 downto 0);
480:
481:
              signal leds : std_logic_vector(7 downto 1);
482:
              signal leds0 : std logic vector(7 downto 1);
483:
484:
              signal leds1 : std_logic_vector(7 downto 1);
485:
              signal leds2 : std_logic_vector(7 downto 1);
              signal leds3 : std logic vector(7 downto 1);
486:
487:
              signal leds4 : std_logic_vector(7 downto 1);
488:
              signal leds5 : std_logic_vector(7 downto 1);
              signal leds6 : std_logic_vector(7 downto 1);
489:
490:
              signal leds7 : std_logic_vector(7 downto 1);
491:
              signal leds8 : std_logic_vector(7 downto 1);
              signal leds9 : std_logic_vector(7 downto 1);
492:
493:
              signal ledsA : std_logic_vector(7 downto 1);
494:
              signal ledsB : std_logic_vector(7 downto 1);
495:
              signal ledsC : std_logic_vector(7 downto 1);
496:
              signal ledsD : std_logic_vector(7 downto 1);
              signal ledsE : std logic vector(7 downto 1);
497:
498:
              signal ledsF : std_logic_vector(7 downto 1);
499:
```

signal leds src : std logic vector(31 downto 0);

Thu Jul 30 15:28:46 2015

5

./top\_quadcam.vhd

```
501:
              signal ledclk_div : integer;
signal led_latch_div : integer;
502:
503:
504:
505:
506:
              -- Flash signals
507:
              signal flash_clk_div : integer;
              signal flash_on : integer;
signal flash_max : integer;
508:
              signal flash_count : integer;
signal flash_value : std_logic;
signal flash_clk_pgate : std_logic;
510:
511:
513:
514:
              -- VGA signals
              signal vga_mosi_fixed : typ_vga_mosi;
signal vga_mosi_test : typ_vga_mosi;
516:
517:
518:
              signal vga_mport_mosi : typ_mctl_mport_mosi;
signal vga_mport_miso : typ_mctl_mport_miso;
519:
520:
521:
              signal vga src : integer;
522:
523:
524:
              signal vga_fixed_enable : std_logic;
525:
526:
527:
              signal vga_test_mode : std_logic;
528:
              signal vga_test_enable : std_logic;
529:
530:
              -- vga test2
              signal vga enable : std logic := '0';
531:
              signal line_start : std_logic;
532:
533:
              signal pixel_number : integer range -2048 to 2047;
              signal line number : integer range -1024 to 1023;
534:
              signal frame_number : integer range 0 to 3;
535:
              signal linebuf_data : std_logic_vector(15 downto 0);
signal vga_mid_line_offset : integer range -(2**24) to (2**24)-1 := 0;
536:
537:
538:
539:
              function vector (asi:std_logic) return std_logic_vector is
540:
                       variable v : std_logic_vector(0 downto 0);
541:
542:
              begin
                       v(0) := asi;
543:
544:
              return(v);
545:
              end function vector;
546:
547:
              function or_slv (v:std_logic_vector) return std_logic is
548:
549:
                       variable o : std_logic;
550:
                        o := '0';
551:
552:
                       for i in v'range loop
553:
                                o := o or v(i);
554:
                       end loop;
555:
              return o;
556:
              end function;
557:
558:
559:
              -- Reset signals
              signal reset : std_logic := '1';
560:
561:
              signal reset_n : std_logic := '0';
              signal reset_long : std_logic := '1';
signal reset_long_n : std_logic := '0';
562:
563:
564:
565: begin
566:
567:
              i_clk_24m_ibufg : ibufg
              568:
569:
570:
                       O => clk_24m
571:
              );
572:
573:
              mcb3_cs_n <= '0';
              user_reset <= i_switch2;
                                                -- Physical SW2 on board
574:
575:
576:
              process(clk_24m)
577:
              begin
                       reset <= user_reset;
end if;</pre>
578:
                        if ( rising_edge(clk_24m) ) then
579:
580:
581:
              end process;
582:
583:
              -- Reset counter
584:
              -- Holds reset high for the duration specified by STARTUP_RESET_DUR
585:
              reset_counter : cpt_upcounter
586:
              generic map (
587:
                       INIT => 1
588:
              port map (
589:
590:
                       i_clk => clk_24m,
591:
                       i_enable => reset_long, -- Self-disable. reset must be initialized to '1'
592:
                        i_lowest => 1,
593:
                        i_highest => cycles_f(STARTUP_RESET_DUR, SYSTEM_CLOCK_FREQ),
594:
                        i increment => 1.
                        i_clear => reset,
595:
596:
                        i_preset => '0',
597:
                        o count => open.
598:
                        o_carry => reset_long_n
599:
              );
```

Thu Jul 30 15:28:46 2015

./top\_quadcam.vhd

```
601:
602:
                reset_long <= not reset_long_n;
603:
604:
605:
606:
                -- TODO: create ram_status vector, use here and as LED src
607:
                mcu_gpi(GPIO_RAM_STATUS)(1 downto 0) <= ram_status;</pre>
                mcu_gpi(GPIO_RAM_ERROR_STATUS3) <= c3_error_status(127 downto 96);
mcu_gpi(GPIO_RAM_ERROR_STATUS2) <= c3_error_status(95 downto 64);
608:
609:
610:
                mcu_gpi(GPIO_RAM_ERROR_STATUS1) <= c3_error_status(63 downto 32);</pre>
                mcu_gpi(GPIO_RAM_ERROR_STATUS0) <= c3_error_status(31 downto 0);</pre>
611:
613:
614:
                debug0_data <= mcu_gpo(GPIO_DEBUG0)(7 downto 0);</pre>
616: --
                mcu_gpi(GPIO_DEBUG0)(7 downto 0) <= debug0_data;</pre>
617:
618: --
                debug_pclks(0) <= mcu_gpo(GPIO_DEBUG0)(8);</pre>
619: --
                mcu_gpi(GPIO_DEBUG0)(8) <= debug_pclks(0);</pre>
620:
621: --
                debug_hrefs(0) <= mcu_gpo(GPIO_DEBUG0)(9);</pre>
622: --
                mcu_gpi(GPIO_DEBUG0)(9) <= debug_hrefs(0);
623:
624: --
                debug_vsyncs(0) <= mcu_gpo(GPIO_DEBUGO)(10);
mcu_gpi(GPIO_DEBUGO)(10) <= debug_vsyncs(0);</pre>
625: --
626:
627:
                --debug4 data(0) <= wifi txd;
628:
                --debug4_data(1) <= wifi_rxd;
629:
630:
                --debug4_data(2) <= wifi_ch_pd;
                --debug4_data(3) <= wifi_rst;
631:
                --debug4_data(4) <= io_wifi_gpio0;
632:
633:
                --debug4_data(5) <= io_wifi_gpio2;
634:
                --debug4_data(6) <= uart_txd;
--debug4_data(7) <= uart_rxd;
635:
636:
637:
638:
639: --
                debug7_data(3 downto 0) <= vga_mosi.red;
debug7_data(7 downto 4) <= vga_mosi.green;</pre>
640: --
                debug_hrefs(7) <= vga_mosi.hsync;</pre>
641: --
642: --
                debug_vsyncs(7) <= vga_mosi.vsync;</pre>
643: --
644: --
                debug8_data(3 downto 0) <= vga_mosi.green;
645: --
                debug8_data(7 downto 4) <= vga_mosi.blue;</pre>
                debug_hrefs(8) <= vga_mosi.hsync;</pre>
646: --
647: --
                debug_vsyncs(8) <= vga_mosi.vsync;</pre>
648: --
649: --
                debug9_data(3 downto 0) <= vga_mosi.red;</pre>
                debug9_data(7 downto 4) <= vga_mosi.blue;
debug hrefs(9) <= vga_mosi.hsync;</pre>
650: --
651: --
652: --
                debug_vsyncs(9) <= vga_mosi.vsync;</pre>
653:
                --debug_scls(9) <= vga_mosi.blue(1);
--debug_sda(9) <= vga_mosi.blue(0);
654:
655:
656:
657: --
                debugA_data <= ovm0_video_miso.data;
                debug_pclks(16#A#) <= ovm0_video_miso.pclk;
debug_hrefs(16#A#) <= ovm0_video_miso.href;
debug_vsyncs(16#A#) <= ovm0_video_miso.vsync;
658: --
659: --
660: --
661: --
662: --
                debugB_data <= i_ovm1_video_miso.data;</pre>
                debug_pclks(16#B#) <= i_ovml_video_miso.pclk;
debug_hrefs(16#B#) <= i_ovml_video_miso.href;</pre>
663: --
664: --
665: --
                debug vsyncs(16#B#) <= i ovml video miso.vsync;
666: --
667: --
                debugC_data <= i_ovm2_video_miso.data;</pre>
                debug_pclks(16#C#) <= i_ovm2_video_miso.pclk;
debug_hrefs(16#C#) <= i_ovm2_video_miso.href;</pre>
668: --
669: --
670: --
                debug_vsyncs(16#C#) <= i_ovm2_video_miso.vsync;</pre>
671: --
672: --
                debugD_data <= i_ovm3_video_miso.data;</pre>
                debug_pclks(16#D#) <= i_ovm3_video_miso.pclk;
debug_hrefs(16#D#) <= i_ovm3_video_miso.href;
debug_vsyncs(16#D#) <= i_ovm3_video_miso.vsync;</pre>
673: --
674: --
675: --
676:
677:
678: --
               with debug_src select debug_data <=
679: --
                          debug0_data when 16#0#,
680: --
                          debug1_data when 16#1#,
debug2_data when 16#2#,
681: --
682: --
                          debug3_data when 16#3#,
683: --
                          debug4_data when 16#4#,
684: --
                          debug5_data when 16#5#
685: --
                          debug6_data when 16#6#,
                          debug7_data when 16#7#,
686: --
687: --
                          debug8_data when 16#8#
688: --
                          debug9 data when 16#9#.
                          debugA_data when 16#A#,
689: --
690: --
                          debugB_data when 16#B#
691: --
                          debugC data when 16#C#.
692: --
                          debugD_data when 16#D#,
693: --
                          debugE_data when 16#E#,
694: --
                          debugF_data when 16#F#,
695: --
                          (others => '1') when others;
696: --
697: --
698: --
                debug_pclk <= debug_pclks(debug_src);</pre>
699: --
                debug_href <= debug_hrefs(debug_src);</pre>
700: --
                debug_vsync <= debug_vsyncs(debug_src);</pre>
```

```
701:
              -- The MCU can read the debug port via the
-- DEBUG register (whether output enabled or not)
debug(7 downto 0) <= debug_data;
702:
703:
704: --
              debug(8) <= debug_pclk;
debug(9) <= debug_href;</pre>
705: --
706: --
707: --
              debug(10) <= debug_vsync;</pre>
708: --
              mcu_gpi(GPIO_DEBUG) <= debug;</pre>
710:
711:
713: --
              probe_enable <= mcu_gpo(GPIO_PROBE_ENABLE)(0);</pre>
714: --
              mcu qpi(GPIO PROBE ENABLE)(0) <= probe enable;
716: --
              probe_clear <= mcu_gpo(GPIO_PROBE_CLEAR)(0);</pre>
717: --
              mcu_gpi(GPIO_PROBE_CLEAR)(0) <= probe_clear;
718: --
719: --
720: --
              probe src <= conv integer(mcu gpo(GPIO PROBE SRC));
721: --
              mcu_gpi(GPIO_PROBE_SRC) <= conv_std_logic_vector(probe_src, 32);</pre>
722: --
723: --
              probe_latch_div <= conv_integer(mcu_gpo(GPIO_PROBE_LATCH_DIV));
mcu_gpi(GPIO_PROBE_SRC) <= conv_std_logic_vector(probe_src, 32);</pre>
724: --
725: --
726: --
727: --
              probe_latch_gate : cpt_clk_gate
728: --
              port map (
                       i_clk => c3_clk0,
i_enable => '1',
729: --
730: --
                       i_div => probe_latch_div,
o_clk_pgate => probe_latch_pgate,
731: --
732: --
733: --
                       o_clk_ngate => open
734: --
              );
735:
736:
737: --
              process(c3 c1k0)
738: --
              begin
739: --
                       if ( rising\_edge(c3\_c1k0) and probe\_latch\_pgate = '1' ) then
740: --
                                probe_value <= debug(probe_src);</pre>
                       end if;
741: --
742: --
              end process;
743:
744: --
              probe_value <= debug(probe_src);</pre>
745: --
746: --
              probe_value_gated_p <= probe_value and probe_latch_pgate;</pre>
747: --
              probe_value_gated_n <= not probe_value and probe_latch_pgate;</pre>
748: --
749: --
              probe_low_counter : cpt_upcounter
750: --
751: --
              generic map (

INIT => 0
752: --
753: --
754: --
              port map (
                       i_clk => c3_clk0,
                       i_enable => probe_value_gated_n,
i_lowest => 0,
756: --
757: --
758: --
                        i_highest => 2**30-1,
759: --
                       i_increment => 1,
760: --
                        i_clear => probe_clear,
761: --
                        _
i_preset => '0',
                       o_count => probe_low_count,
o_carry => open
762: --
763: --
764: --
765: --
766: --
              process(c3 c1k0)
767: --
              begin
                       768: --
769: --
770: --
                       end if;
771: --
              end process;
772: --
773: --
774: --
              probe_high_counter : cpt_upcounter
775: --
              generic map (
776: --
                       INIT => 0
777: --
778: --
              port map (
779: --
                       i\_clk \Rightarrow c3\_clk0,
780: --
                       i_enable => probe_value_gated_p,
i_lowest => 0,
781: --
                       i_highest => 2**30-1,
782: --
                        i increment => 1,
783: --
784: --
                        i_clear => probe_clear,
785: --
                       i_preset => '0',
                       o_count => probe_high_count,
o_carry => open
786: --
787: --
788: --
              );
789: --
790: --
791: --
              process(c3 c1k0)
792: --
              begin
793: --
                       if ( rising\_edge(c3\_c1k0) ) then
794: --
                                mcu_gpi(GPIO_PROBE_HIGH) <= conv_std_logic_vector(probe_high_count, 32);</pre>
                       end if;
795: --
796: --
              end process;
797:
798:
799: --
              o_debug_ovm0_sccb_mosi.pwdn <= ovm0_sccb_mosi.pwdn;
800: --
              o_debug_ovm0_sccb_mosi.xvclk <= ovm0_sccb_mosi.xvclk;
```

```
802:
803:
            -- TODO: add logic to handle SCL and SDA debug output plus normal I/O
804:
            --o_debug_ovm0_sccb_mosi.scl <= ovm0_sccb_mosi.scl;
            --io\_debug\_ovm0\_sccb\_mosi.sda <= debug\_sda \ when \ debug\_output\_enable = '1' \ else \ ovm0\_sccb\_bidir.sda;
805:
806:
            --ovm0_sccb_bidir.sda <= io_debug_ovm0_sccb_mosi.sda;
807:
808:
            debug_output_enable_n <= not debug_output_enable;</pre>
810: --
811: --
            gen_debug_data_iobuf :
813: --
            for i in 0 to 7 generate
814: --
            begin
                    debug_data_iobuf : iobuf
816: --
                    generic map (
817: --
                           drive => 2,
818: --
                            iostandard => "lvcmos18",
                            slew => "slow")
819: --
820: --
                    port map (
821: --
                            o => ovm0_video_miso.data(i),
822: --
                            io => io_debug_ovm0_video_miso.data(i),
823: --
                            i => debug data(i),
824: --
                            t => debug_output_enable_n
825: --
                    );
826: --
            end generate;
827: --
828: --
            debug_pclk_iobuf : iobuf
829: --
830: --
            generic map (
831: --
                   drive => 2.
                    iostandard => "lvcmos18",
832: --
833: --
                    slew => "slow")
834: --
            835: --
836: --
                    io => io_debug_ovm0_video_miso.pclk,
837: --
                    i => debug pclk.
838: --
                    t => debug_output_enable_n
839: --
            );
840: --
            debug\_href\_iobuf : iobuf
842: --
            generic map (
                   drive => 2,
843: --
844: --
                    iostandard => "lvcmos18",
845: --
                    slew => "slow")
846: --
            port map (
                  o => ovm0_video_miso.href,
847: --
848: --
                    io => io_debug_ovm0_video_miso.href,
                    i => debug_href,
849: --
850: --
                    t => debug_output_enable_n
851: --
            ) :
853: --
            debug\_vsync\_iobuf : iobuf
854: --
            generic map (
                   drive => 2,
856: --
                    iostandard => "lvcmos18",
                    slew => "slow")
857: --
858: --
            port map (
                  o => ovm0_video_miso.vsync,
859: --
860: --
                    io => io_debug_ovm0_video_miso.vsync,
861: --
                    i => debug_vsync,
862: --
                    t => debug_output_enable_n
863: --
            );
864:
865:
            ovm0_video_miso <= i_ovm0_video_miso;</pre>
866:
867:
            ovml_video_miso <= i_ovml_video_miso;</pre>
868:
            ovm2_video_miso <= i_ovm2_video_miso;</pre>
            ovm3_video_miso <= i_ovm3_video_miso;
869:
870:
871:
872:
            process(clk_24m)
873:
            begin
                    \textbf{if} \text{ ( } \texttt{rising\_edge(clk\_24m) ) } \textbf{then}
874:
875:
                           mcu_intc_interrupt(0) <= i_switch1;</pre>
876:
                    end if:
877:
            end process;
878:
879:
            mcu_intc_interrupt(7 downto 1) <= (others => '0');
880:
881:
882:
            883:
            -- Error LEDs
884:
            885:
886:
            o error led n <= not error led;
887:
            error_led0 <= mcu_gpo(GPIO_ERROR_LED)(0);</pre>
888:
            mcu_gpi(GPIO_ERROR_LED) <= mcu_gpo(GPIO_ERROR_LED);</pre>
889:
890:
891:
            error led1 <= flash_value;
            error_led2 <=
892:
893:
                     (not mctl_mport0_mosi.wr.empty) or
894:
                    (not mctl_mport0_mosi.cmd.empty) or
                    (not mctl_mport2_mosi.rd.empty) or
895:
896:
                    (not mctl_mport2_mosi.cmd.empty);
897:
            error_led3 <=
898:
                            (mctl_mport0_mosi.wr.full) or
899:
                            (mctl_mport0_mosi.cmd.full) or
900:
                            (mctl_mport2_mosi.rd.full) or
```

```
./top_quadcam.vhd
  901:
                                   (mctl_mport2_mosi.cmd.full);
  902:
  903:
                 error_led_src <= conv_integer(mcu_gpo(GPIO_ERROR_LED_SRC));</pre>
  904:
                mcu_gpi(GPIO_ERROR_LED_SRC) <= conv_std_logic_vector(error_led_src, 32);</pre>
  905:
  906:
                with error_led_src select error_led <=
  907:
                                   error_led0 when 0,
  908:
                                   error led1 when 1,
                                   error_led2 when 2,
  910:
                                   error_led3 when 3;
  911:
  913:
                leds_src <= mcu_gpo(GPIO_LEDS_SRC);</pre>
                mcu gpi(GPIO LEDS SRC) <= mcu gpo(GPIO LEDS SRC);
  914:
  916:
                gen_led mux :
                 for i in 1 to 7 generate
  917:
  918:
                begin
  919:
                          with leds_src(4*i+3 downto 4*i) select leds(i) <=
                                   leds0(i) when x"0",
leds1(i) when x"1",
  920:
  921:
                                   leds2(i) when x"2",
leds3(i) when x"3",
  922:
  923:
  924:
                                   leds4(i) when x"4",
  925:
                                   leds5(i) when x"5", leds6(i) when x"6",
  926:
  927:
                                   leds7(i) when x"7"
                                   leds8(i) when x"8",
  928:
                                   leds9(i) when x"9",
  929:
  930:
                                   ledsA(i) when x"A"
                                   ledsB(i) when x"B",
  931:
                                   ledsC(i) when x"C",
  932:
  933:
                                   ledsD(i) when x"D"
                                   ledsE(i) when x"E",
  934:
                                   ledsF(i) when x"F"
  935:
  936:
                                   error_led when others;
                 end generate;
  937:
  938:
  939:
                leds0 <= (others => '0');
  940:
  941:
                leds1 <= mcu_gpo(GPIO_LEDS1)(7 downto 1);</pre>
  942:
  943:
                mcu_gpi(GPIO_LEDS1) <= mcu_gpo(GPIO_LEDS1);</pre>
                 leds2 <= mcu gpo(GPIO LEDS2)(7 downto 1);</pre>
  945:
  946:
                mcu_gpi(GPIO_LEDS2) <= mcu_gpo(GPIO_LEDS2);</pre>
  947:
                leds3(2 downto 1) <= ram status;
  948:
  949:
  950: --
                 leds4(7 downto 1) <= mctl_mport0_mosi.rd.data(7 downto 1);</pre>
  951: --
                 leds5(7 downto 1) <= mctl mport1 mosi.rd.data(7 downto 1);</pre>
  952: --
                 leds6(7 downto 1) <= mctl_mport2_mosi.rd.data(7 downto 1);</pre>
  953: --
                 leds7(7 downto 1) <= mctl_mport3_mosi.rd.data(7 downto 1);</pre>
  954:
                 leds9 <= (others => flash_value);
  956:
                 ledsA(7 downto 1) <= ovm0 video miso.data(7 downto 1);</pre>
  957: --
  958: --
                 ledsB(7 downto 1) <= i_ovm1_video_miso.data(7 downto 1);</pre>
                ledsC(7 downto 1) <= i_ovm2_video_miso.data(7 downto 1);
ledsD(7 downto 1) <= i_ovm3_video_miso.data(7 downto 1);</pre>
  959: --
  960: --
  961:
                ledsE <= (others => error_led);
ledsF <= (others => '1');
  962:
  963:
  964:
  965:
  966:
  967:
                 flash_clk_div <= conv_integer(mcu_gpo(GPIO_FLASH_CLK_DIV));</pre>
  968:
                 mcu_gpi(GPIO_FLASH_CLK_DIV) <= conv_std_logic_vector(flash_clk_div, 32);</pre>
  969:
  970:
                 flash_on <= conv_integer(mcu_gpo(GPIO_FLASH_ON));</pre>
  971:
                 mcu_gpi(GPIO_FLASH_ON) <= conv_std_logic_vector(flash_on, 32);</pre>
  972:
  973:
                 flash_max <= conv_integer(mcu_gpo(GPIO_FLASH_MAX));</pre>
  974:
                \verb|mcu_gpi(GPIO_FLASH_MAX)| <= \verb|conv_std_logic_vector(flash_max, 32)|;
  975:
  976:
  977:
                flash_clk_gate : cpt_clk_gate
  978:
                port map (
  979:
                          i_{clk} => c3_{clk0},
                          i_enable => '1',
i_div => flash_clk_div,
  980:
  981:
  982:
                          o_clk_pgate => flash_clk_pgate,
                          o_clk_ngate => open
  983:
  984:
  985:
                -- Generates a periodic pulse with a 32-bit programmable duty cycle {\tt flash\_counter} : {\tt cpt\_upcounter}
  986:
  987:
  988:
                 generic map (
                          INIT => 1
  989:
  990:
  991:
                 port map (
                          i_clk => c3_clk0,
  992:
  993:
                          i_enable => flash_clk_pgate,
                          i lowest => 0.
  994:
                          i_highest => flash_max,
  995:
  996:
                          i_increment => 1,
                          i clear => '0',
  997:
                          i_preset => '0',
  998:
  999:
                          o_count => flash_count,
                          o_carry => open
1000:
```

Thu Jul 30 15:28:46 2015

10

```
Thu Jul 30 15:28:46 2015
./top_quadcam.vhd
                                                                                                  11
1001:
1002:
 1003:
                  process(c3_c1k0)
 1004:
                            if ( rising_edge(c3_c1k0) ) then
    if ( flash_count <= flash_on ) then</pre>
1005:
 1006:
 1007:
                                               flash_value <= '1';
 1008:
                                      else
                                               flash_value <= '0';
                                      end if;
 1010:
                            end if;
 1011:
                  end process;
 1013:
 1014:
 1016:
                  o_ovm0_sccb_mosi <= ovm0_sccb_mosi;
 1017:
                  o ovml sccb mosi <= ovml sccb mosi;
 1018:
                  o_ovm2_sccb_mosi <= ovm2_sccb_mosi;
 1019:
                  o_ovm3_sccb_mosi <= ovm3_sccb_mosi;
 1020:
 1021:
 1022:
 1023:
                  uart_rxd <= i_mcu_uart_rx;</pre>
 1024:
                  o_mcu_uart_tx <= uart_txd;
 1025:
 1026:
 1027:
                  o_wifi_txd <= wifi_txd;
 1028: --
                 wifi_rxd <= io_wifi_rxd;
                 wifi_rxd <= 10_wifi_rxd;
signal wifi_gpio0 : std_logic;
signal wifi_gpio2 : std_logic;
o_wifi_ch_pd <= wifi_ch_pd;
o_wifi_rst <= wifi_rst;</pre>
 1029: --
 1030: --
 1031:
 1032:
 1033:
 1034:
 1035:
                  incl_mcu:
 1036:
                  if ( INCLUDE_MCU = "TRUE" ) generate
 1037:
 1038:
                            mcu : cpt_mcu
1039:
                            generic map (
 1040:
                                      INCLUDE_IOBUS_MPORT => INCLUDE_IOBUS_MPORT,
 1041:
                                      INCLUDE_SCCB => INCLUDE_SCCB
 1042:
 1043:
                            port map (
 1044:
                                     i_clk => c3_clk0,
                                      --i_clk => clk_108,
i_reset => reset_long,
 1045:
 1046:
                                      --o_debug_output_enable => debug_output_enable,
--o_debug_src => debug_src,
o_debug_output_enable => open,
 1047:
 1048:
 1049:
 1050:
                                      o_debug_src => open,
 1051:
                                      -- mct.1
                                      i_mctl_mport_mosi => mctl_mport3_mosi,
 1053:
                                      o_mctl_mport_miso => mctl_mport3_miso,
 1054:
                                      -- sccb
                                      io_ovm0_sccb_bidir => io_ovm0_sccb_bidir,
                                      o_ovm0_sccb_mosi => ovm0_sccb_mosi,
io_ovm1_sccb_bidir => io_ovm1_sccb_bidir,
 1056:
 1057:
                                      o_ovml_sccb_mosi => ovml_sccb_mosi,
                                      io_ovm2_sccb_bidir => io_ovm2_sccb_bidir,
o_ovm2_sccb_mosi => ovm2_sccb_mosi,
 1059:
 1060:
                                      io_ovm3_sccb_bidir => io_ovm3_sccb_bidir,
 1062:
                                      o_ovm3_sccb_mosi => ovm3_sccb_mosi,
 1063:
                                      -- uart
 1064:
                                      i_uart_rx => uart_rxd,
                                      o_uart_tx => uart_txd,
-- wifi
 1065:
 1066:
 1067:
                                      o_wifi_txd => wifi_txd,
                                      io_wifi_rxd => io_wifi_rxd,
o_wifi_rst => wifi_rst,
 1068:
 1069:
 1070:
                                      io_wifi_gpio0 => io_wifi_gpio0,
                                      io_wifi_gpio2 => io_wifi_gpio2,
o_wifi_ch_pd => wifi_ch_pd,
 1071:
 1072:
 1073:
                                      -- external gpio
                                      i_gpi => mcu_gpi,
o_gpo => mcu_gpo,
 1074:
 1075:
 1076:
                                       -- interrupts
                                     i_intc_interrupt => mcu_intc_interrupt,
o_intc_irq => mcu_intc_irq
 1077:
 1078:
 1079:
                           );
 1080:
 1081:
                  end generate;
 1082:
 1083:
 1084:
                  ram_status(0) <= c3_error;</pre>
1085:
                  ram_status(1) <= c3_calib_done;
 1086:
 1087:
                  --c3_c1k0 <= c1k_108;
1088:
                  clk_108 <= c3_clk0;
 1089:
 1090:
                  incl_mctl:
                  if ( INCLUDE_MCTL = "TRUE" ) generate
1091:
 1092:
 1093:
                            mctl_wrapper : cpt_mctl_wrapper
1094:
                            generic map (
 1095:
                                      INCLUDE_MCTL_CHIPSCOPE => INCLUDE_MCTL_CHIPSCOPE,
                                      C3_SIMULATION => C3_SIMULATION,
C3_CALIB_SOFT_IP => C3_CALIB_SOFT_IP
 1096:
 1097:
 1098:
                            port map (
 1099:
                                      c3 svs clk => clk 24m.
1100:
```

```
Thu Jul 30 15:28:46 2015
./top_quadcam.vhd
                                                                                              12
1101:
                                    c3_sys_rst_i => reset,
1102:
                                    ram_bidir => mctl_ram_bidir,
ram_mosi => mctl_ram_mosi,
 1103:
1104:
                                    c3_c1k0 => c3_c1k0,
1105:
                                     --c3\_c1k0 => open,
                                     c3_rst0 => open,
 1106:
 1107:
                                     c3_calib_done => c3_calib_done,
                                    mcb3_rzq => mcb3_rzq,
--c1k_108 => c1k_108,
 1108:
                                     --c1k_{108}n => c1k_{108}n,
 1110:
 1111:
                                    clk 108 => open.
                                    clk_108_n => open,
                                    mport0_miso => mctl_mport0_miso,
mport0 mosi => mctl mport0 mosi,
1113:
 1114:
                                     mport1_miso => mctl_mport1_miso,
 1116:
                                    mport1_mosi => mctl_mport1_mosi,
 1117:
                                    mport2 miso => mctl mport2 miso,
                                     mport2_mosi => mctl_mport2_mosi,
                                    mport3_miso => mctl_mport3_miso,
mport3_mosi => mctl_mport3_mosi
 1119:
 1120:
 1121:
                           );
1122:
 1123:
 1124:
                           incl_mctl_test :
                           if ( INCLUDE_MCTL_TEST = "TRUE" ) generate
 1125:
 1126:
 1127:
                                     -- Only connect port3 if MCU is disabled
 1128:
                                    no incl mcu:
                                    if ( INCLUDE_MCU = "FALSE" ) generate
 1129:
 1130:
                                              mctl_test_mport3_enabled <= '1';</pre>
                                              mctl_test_mport3_mosi <= mctl_mport3_mosi;
mctl_mport3_miso <= mctl_test_mport3_miso;</pre>
 1131:
 1132:
 1133:
                                    end generate no_incl_mcu; -- no_incl_mcu
 1134:
 1135:
 1136:
                                    mctl_test_wrapper : cpt_mctl_test_wrapper
 1137:
                                    generic map (
 1138:
                                              C3_HW_TESTING => "FALSE"
 1139:
 1140:
                                    port map
                                              clk0 => c3_clk0,
 1141:
 1142:
                                              --c1k0 => c1k\_108,
                                              rst0 => reset,
 1143:
                                              calib_done => c3_calib_done,
 1144:
 1145:
                                              cmp_error => c3_cmp_error,
 1146:
                                              error => c3_error,
 1147:
                                              error_status => c3_error_status,
                                              vio_modify_enable => c3_vio_modify_enable,
vio_data_mode_value => c3_vio_data_mode_value,
 1148:
 1149:
 1150:
                                              vio_addr_mode_value => c3_vio_addr_mode_value,
                                              mport0 enabled => mctl_test_mport0_enabled,
 1151:
 1152:
                                              mport0_miso => mctl_mport0_miso,
 1153:
                                              mport0_mosi => mctl_mport0_mosi,
 1154:
                                              mport1 enabled => mctl test mport1 enabled,
                                              mport1_miso => mctl_mport1_miso,
 1156:
                                              mport1_mosi => mctl_mport1_mosi,
 1157:
                                              mport2 enabled => mctl test mport2 enabled,
                                              mport2_miso => mctl_mport2_miso,
 1158:
                                              mport2_mosi => mctl_mport2_mosi,
mport3_enabled => mctl_test_mport3_enabled,
 1159:
 1160:
                                              mport3_miso => mctl_test_mport3_miso,
 1162:
                                              mport3_mosi => mctl_test_mport3_mosi
 1163:
 1165:
                           end generate;
 1166:
                 end generate;
 1167:
 1168:
 1169:
 1170:
                 mcu_gpi(GPIO_OVM_HREF)(0) <= i_ovm0_video_miso.href;</pre>
                 mcu_gpi(GPIO_OVM_HREF)(1) <= i_ovm1_video_miso.href;
mcu_gpi(GPIO_OVM_HREF)(2) <= i_ovm2_video_miso.href;</pre>
 1171:
 1172:
 1173:
                 mcu_gpi(GPIO_OVM_HREF)(3) <= i_ovm3_video_miso.href;</pre>
 1174:
 1175:
                 mcu_gpi(GPIO_OVM_VSYNC)(0) <= ovm0_video_miso.vsync;</pre>
                 mcu_gpi(GPIO_OVM_VSYNC)(1) <= i_ovml_video_miso.vsync;
mcu_gpi(GPIO_OVM_VSYNC)(2) <= i_ovm2_video_miso.vsync;
mcu_gpi(GPIO_OVM_VSYNC)(3) <= i_ovm3_video_miso.vsync;</pre>
1176:
 1177:
 1178:
 1179:
 1180:
 1181:
                 ovm_mux_enable <= mcu_gpo(GPIO_OVM_MUX_ENABLE)(0);</pre>
 1182:
 1183:
                 ovm mux reset <= not ovm mux enable;
 1184:
1185:
                 incl_cctl:
                 if ( INCLUDE CCTL = "TRUE" ) generate
 1186:
 1187:
1188:
                           ovm_mux: cpt_ovm_mux PORT MAP (
 1189:
                                      i clk => c3 clk0,
 1190:
                                      i_reset => ovm_mux_reset,
1191:
                                      i0 frame count => ovm0 bram frame number.
                                      i1_frame_count => ovm1_bram_frame_number,
 1192:
 1193:
                                      i2_frame_count => ovm2_bram_frame_number,
                                      i3 frame count => ovm3_bram_frame_number,
 1194:
                                      i_frame_addr0 => ovm_frame_addr0,
 1195:
 1196:
                                      i_frame_addr1 => ovm_frame_addr1,
                                      i frame addr2 => ovm frame addr2.
 1197:
 1198:
                                      i_frame_addr3 => ovm_frame_addr3,
                                      i0_line_offset => ovm0_line_offset,
i1_line_offset => ovm1_line_offset,
 1199:
 1200:
```

```
./top_quadcam.vhd
                                              Thu Jul 30 15:28:46 2015
                                                                                                         13
1201:
                                          i2_line_offset => ovm2_line_offset,
1202:
                                          i3_line_offset => ovm3_line_offset,
i0_words_read => ovm0_bram_words_read,
 1203:
 1204:
                                          i1_words_read => ovm1_bram_words_read,
 1205:
                                          i2 words read => ovm2 bram words read,
                                          i3_words_read => ovm3_bram_words_read,
 1206:
 1207:
                                          i0_line_count => ovm0_bram_line_number,
                                          i1_line_count => ovm1_bram_line_number,
i2_line_count => ovm2_bram_line_number,
 1208:
 1209:
 1210:
                                          i3_line_count => ovm3_bram_line_number,
                                          i0_rd_data => ovm0_bram_rd_data,
i1_rd_data => ovm1_bram_rd_data,
 1211:
                                          11_rd_data => own2_bram_rd_data,
12_rd_data => own2_bram_rd_data,
13_rd_data => own3_bram_rd_data,
10_burst_available => own0_bram_burst_available,
11_burst_available => own1_bram_burst_available,
12_burst_available => own3_bram_burst_available,
13_burst_available => own3_bram_burst_available,
10_rd_available => own3_bram_burst_available,
 1213:
 1214:
 1216:
 1217:
 1218:
                                          00_rd_enable => ovm0_bram_rd_enable,
01_rd_enable => ovm1_bram_rd_enable,
 1219:
 1220:
 1221:
                                          o2_rd_enable => ovm2_bram_rd_enable,
                                          o3 rd enable => ovm3 bram rd enable.
 1222:
 1223:
                                          i_burst_length => burst_length,
                                          o_mport_miso => mctl_mport0_miso,
i_mport_mosi => mctl_mport0_mosi
 1224:
 1225:
 1226:
 1227:
 1228:
 1229:
 1230:
                              ovm_bram_enable <= mcu_gpo(GPIO_OVM_BRAM_ENABLE)(3 downto 0);</pre>
 1231:
 1232:
                              ovm0_bram_reset <= not ovm_bram_enable(0);</pre>
                              ovml_bram_reset <= not ovm_bram_enable(1);
ovm2_bram_reset <= not ovm_bram_enable(2);</pre>
 1233:
 1234:
                              ovm3_bram_reset <= not ovm_bram_enable(3);</pre>
 1235:
 1236:
 1237:
 1238:
                              ovm0_bram : cpt_ovm_bram PORT MAP (
 1239:
                                        i_pclk => ovm0_video_miso.pclk,
i_vsync => ovm0_video_miso.vsync,
 1240:
                                         i_href => ovm0_video_miso.href,
 1241:
 1242:
                                         i_data => ovm0_video_miso.data,
                                         i_reset => ovm0_bram_reset,
 1243:
                                         o_rd_data => ovm0_bram_rd_data,
 1244:
                                        o_frame_number => ovm0_bram_frame_number,
o_line_number => ovm0_bram_line_number,
 1245:
 1246:
 1247:
                                         o_words_read => ovm0_bram_words_read,
                                        i_burst_length => burst_length,
o_burst_available => ovm0_bram_burst_available,
 1248:
 1249:
                                        o_collision => o0_collision,
i clk => c3 clk0,
 1250:
 1251:
 1252:
                                         i_rd_enable => ovm0_bram_rd_enable
 1253:
                              );
 1254:
 1255:
                              ovm1_bram : cpt_ovm_bram PORT MAP (
                                        i_pclk => ovm1_video_miso.pclk,
i_vsync => ovm1_video_miso.vsync,
 1256:
 1257:
                                         i_href => ovm1_video_miso.href,
 1258:
                                         i_data => ovm1_video_miso.data,
i_reset => ovm1_bram_reset,
 1259:
 1260:
 1261:
                                         o_rd_data => ovml_bram_rd_data,
 1262:
                                        o_frame_number => ovm1_bram_frame_number,
o_line_number => ovm1_bram_line_number,
 1263:
                                         o_words_read => ovml_bram_words_read,
 1264:
                                        i_burst_length => burst_length,
o_burst_available => ovm1_bram_burst_available,
 1265:
 1266:
 1267:
                                         o_collision => o1_collision,
                                        i_clk => c3_clk0,
i_rd_enable => ovm1_bram_rd_enable
 1268:
 1269:
 1270:
 1271:
 1272:
                              ovm2_bram : cpt_ovm_bram PORT MAP (
 1273:
                                         i_pclk => ovm2_video_miso.pclk,
                                         i_vsync => ovm2_video_miso.vsync,
i_href => ovm2_video_miso.href,
 1274:
 1275:
 1276:
                                         i_data => ovm2_video_miso.data,
                                        i_reset => ovm2_bram_reset,
o_rd_data => ovm2_bram_rd_data,
 1277:
 1278:
 1279:
                                         o_frame_number => ovm2_bram_frame_number,
 1280:
                                         o line number => ovm2 bram line number,
                                         o_words_read => ovm2_bram_words_read,
 1281:
 1282:
                                         i_burst_length => burst_length,
                                         o_burst_available => ovm2_bram_burst_available,
 1283:
 1284:
                                         o_collision => o2_collision,
 1285:
                                         i_clk => c3_clk0,
                                         i_rd_enable => ovm2_bram_rd_enable
 1286:
 1287:
                              );
 1288:
 1289:
                              ovm3 bram: cpt ovm bram PORT MAP (
 1290:
                                         i_pclk => ovm3_video_miso.pclk,
 1291:
                                         i vsvnc => ovm3 video miso.vsvnc.
 1292:
                                         i_href => ovm3_video_miso.href,
 1293:
                                         i_data => ovm3_video_miso.data,
                                         i reset => ovm3 bram reset.
 1294:
                                         o_rd_data => ovm3_bram_rd_data,
 1295:
 1296:
                                         o_frame_number => ovm3_bram_frame_number,
 1297:
                                         o line number => ovm3 bram line number.
 1298:
                                         o_words_read => ovm3_bram_words_read,
 1299:
                                         i_burst_length => burst_length,
 1300:
                                        o burst available => ovm3 bram burst available.
```

```
Thu Jul 30 15:28:46 2015
./top_quadcam.vhd
1301:
                               o_collision => o3_collision,
1302:
                               i_clk => c3_clk0,
i_rd_enable => ovm3_bram_rd_enable
1303:
1304:
                       );
1305:
 1306:
               end generate incl_cctl;
1307:
1308:
 1309:
1310:
1311:
               incl_usb:
1313:
               if ( INCLUDE_USB = "TRUE" ) generate
1314:
                       usb : cpt_usb
1316:
                       port map (
                                i usb ctrl miso => i usb ctrl miso,
1317:
                                o_usb_ctrl_mosi => o_usb_ctrl_mosi
1319:
                                io_usb_data_bidir => io_usb_data_bidir
1320:
 1321:
1322:
               end generate incl usb;
1323:
 1324:
               dummy_usb:
               if ( INCLUDE_USB = "DUMMY" ) generate
1325:
1326:
 1327:
                       o_dummy_bank2_bottomright <= or_slv(dummy_usb_data_bidir.data);
1328:
1329:
                       process(i usb ctrl miso.clk)
1330:
                                if ( rising edge(i usb ctrl miso.clk) ) then
1331:
1332:
                                        dummy_usb_data_bidir.data <= io_usb_data_bidir.data;</pre>
                                end if;
1333:
1334:
                       end process;
1335:
1336:
               end generate dummy_usb;
1337:
 1338:
1339:
1340:
 1341:
1342:
               1343:
               -- VGA
 1344:
               1345:
 1346:
               -- Select main output VGA source based on Microblaze flags
 1347:
               vga_src <= conv_integer(mcu_gpo(GPIO_VGA_SRC));</pre>
1348:
 1349:
               with vga_src select o_vga_mosi <=</pre>
                                                     -- If Microblaze flag VGA_SRC = 0
-- If Microblaze flag VGA_SRC = 1
1350:
                       vga_mosi_test when 0,
                       vga_mosi_fixed when others;
1351:
 1352:
1353:
1354:
               -- vga_fixed testcase --
1356:
               vga_fixed_enable <= mcu_gpo(GPIO_VGA_FIXED_ENABLE)(0);</pre>
1357:
 1358:
1359:
               mctl_mport2_miso <= vga_mport_miso;</pre>
               vga_mport_mosi <= mctl_mport2_mosi;
1360:
 1361:
1362:
               incl_vga_fixed:
if ( INCLUDE_VGA = "TEST" ) generate
1363:
1364:
1365: -- Commented out to avoid synth errors due to sharing vga_mport_miso signal between vga_fixed and vga_test2
1366: -- vga_fixed : cpt_vga_fixed
1367: --
                       port map (
                               i_clk => c3_clk0,
i_enable => vga_fixed_enable,
1368: --
 1369: --
1370: --
                                i_mport_mosi => vga_mport_mosi,
                               o_mport_miso => vga_mport_miso,
o_vga_mosi => vga_mosi_fixed
1371: --
1372: --
1373: --
1374:
 1375:
               end generate incl_vga_fixed;
1376:
1377:
 1378:
1379:
               -- vga_test testcase --
1380:
 1381:
               vga_test_enable <= mcu_gpo(GPIO_VGA_TEST_ENABLE)(0);</pre>
1382:
               vga_test_mode <= mcu_gpo(GPIO_VGA_TEST_MODE)(0);</pre>
1383:
 1384:
               if ( INCLUDE_VGA = "TEST" or INCLUDE_VGA = "TRUE" ) generate
1385:
1386:
                       vga_test : cpt_vga_test
 1387:
1388:
                       port map (
                                i_clk => clk_108,
1389:
 1390:
                                --i_clk => c3_clk0,
1391:
                               i_enable => vga_test_enable,
i_vga_test_mode => vga_test_mode,
1392:
1393:
                                o_vga_mosi => vga_mosi_test
1394:
                       );
1395:
1396:
               end generate incl_vga_test;
1397:
1398:
1399:
               -- vga test2 testcase --
1400:
```

14

```
1401:
1402:
1403:
1404:
               ovm_frame_addr0 <= mcu_gpo(GPIO_OVM_FRAME_ADDR0)(28 downto 0);
ovm_frame_addr1 <= mcu_gpo(GPIO_OVM_FRAME_ADDR1)(28 downto 0);</pre>
1405:
1406:
1407:
                ovm_frame_addr2 <= mcu_gpo(GPIO_OVM_FRAME_ADDR2)(28 downto 0);</pre>
1408:
               ovm_frame_addr3 <= mcu_gpo(GPIO_OVM_FRAME_ADDR3)(28 downto 0);</pre>
1409:
1410:
               ovm0_line_offset <= conv_integer(mcu_gpo(GPIO_OVM0_LINE_OFFSET)(24 downto 0));
ovm1_line_offset <= conv_integer(mcu_gpo(GPIO_OVM1_LINE_OFFSET)(24 downto 0));</pre>
1411:
1413:
                ovm2_line_offset <= conv_integer(mcu_gpo(GPIO_OVM2_LINE_OFFSET)(24 downto 0));</pre>
                ovm3_line_offset <= conv_integer(mcu_gpo(GPIO_OVM3_LINE_OFFSET)(24 downto 0));</pre>
1414:
1416:
1417:
                vga_frame_addr0 <= mcu_gpo(GPIO_VGA_FRAME_ADDR0)(28 downto 0);</pre>
               vga_frame_addr1 <= mcu_gpo(GPIO_VGA_FRAME_ADDR1)(28 downto 0);
vga_frame_addr2 <= mcu_gpo(GPIO_VGA_FRAME_ADDR2)(28 downto 0);</pre>
1419:
1420:
1421:
                vga_frame_addr3 <= mcu_gpo(GPIO_VGA_FRAME_ADDR3)(28 downto 0);</pre>
1422:
1423:
1424:
                vga_mid_line_offset <= conv_integer(mcu_gpo(GPIO_VGA_MID_LINE_OFFSET)(25 downto 0));</pre>
1425:
1426:
1427:
1428:
               vga_enable <= vga_fixed_enable ;
1429:
1430:
                incl_vga_test2:
               if ( INCLUDE VGA = "TRUE" ) generate
1431:
1432:
1433:
                        linebuf_test2 : cpt_linebuf
1434:
                        port map (
1435:
                                 --i_clk => c3_clk0,
1436:
                                 i clk => clk 108,
                                 i_enable => vga_enable,
1437:
1438:
1439:
                                 i_frame_addr0 => vga_frame_addr0,
                                 i_frame_addr1 => vga_frame_addr1,
1440:
                                  i_frame_addr2 => vga_frame_addr2,
1441:
                                  i_frame_addr3 => vga_frame_addr3,
1442:
                                  i_frame_number => frame_number,
1443:
1444:
                                 i_line_start => line_start,
i_mid_line_offset => vga_mid_line_offset,
1445:
1446:
1447:
                                  i_line_number => line_number,
1448:
1449:
                                  i_burst_length => conv_std_logic_vector(15,6), -- Max 6 bits
1450:
                                  i_pixel_number => pixel_number,
1451:
1452:
                                  i_mport_mosi => vga_mport_mosi,
1453:
                                 o_mport_miso => vga_mport_miso,
1454:
                                 o_linebuf_data => linebuf_data
1456:
                        );
1457:
1458:
                        vga_test2 : cpt_vga
1459:
                        1460:
                                  i_clk => clk_108,
1462:
                                 i_enable => vga_enable,
1463:
                                  i_linebuf_data => linebuf_data,
1464:
1465:
                                 o_line_start => line_start,
1466:
1467:
                                 o_pixel_number => pixel_number,
                                 o_line_number => line_number,
o_frame_number => frame_number,
1468:
1469:
1470:
1471:
                                 o_vga_mosi => vga_mosi_fixed
1472:
1473:
1474:
                end generate incl vga test2;
1475:
1476:
1477:
                1478:
1479:
1480:
                ledclk_div <= conv_integer(mcu_gpo(GPIO_LEDCLK_DIV));</pre>
1482:
                mcu_gpi(GPIO_LEDCLK_DIV) <= mcu_gpo(GPIO_LEDCLK_DIV);</pre>
1483:
1484:
                led_latch_div <= conv_integer(mcu_gpo(GPIO_LED_LATCH_DIV));</pre>
1485:
                mcu_gpi(GPIO_LED_LATCH_DIV) <= mcu_gpo(GPIO_LED_LATCH_DIV);</pre>
1486:
               leds_inst : cpt_leds
1487:
1488:
                port map (
                        --i_clk => clk_108,
1489:
1490:
                        i_clk => c3_clk0,
1491:
                        i leds => leds.
1492:
                        i_led_clk_div => ledclk_div,
1493:
                        i_led_latch_div => led_latch_div,
1494:
                        o_led_addr => o_led_addr
1495:
1496:
```

Thu Jul 30 15:28:46 2015

15

./top\_quadcam.vhd

1497: end architecture;

```
2: library ieee;
3: use ieee.std_logic_1164.all;
 4:
5: library unisim;
6: use unisim.vcomponents.all;
8: library usb;
9: use usb.pkg_usb.all;
10:
11: entity cpt_usb is
13:
              port (
                          i_usb_ctrl_miso : in typ_usb_ctrl_miso;
o_usb_ctrl_mosi : out typ_usb_ctrl_mosi;
io_usb_data_bidir : inout typ_usb_data_bidir
14:
16:
17:
              );
18:
19:
20: end cpt_usb;
22: architecture Behavioral of cpt_usb is
23:
               signal usb_clk : std_logic := '0';
24:
25:
26: begin
27:
28:
29:
30:
               usb_clk_ibufg : ibufg
31:
              port map (
     i => i_usb_ctrl_miso.clk,
32:
33:
                           o => usb_clk
34:
35:
36:
37:
               o_usb_ctrl_mosi <= init_usb_ctrl_mosi;
io_usb_data_bidir.data <= (others => 'X');
39:
40:
41: end Behavioral;
42:
```

```
2: library ieee;
3: use ieee.std_logic_1164.all;
5: package pkg_usb is
               type typ_usb_ctrl_miso is record
    clk : std_logic;
    rxf_n : std_logic;
    txe_n : std_logic;
7:
 8:
10:
              end record;
11:
               constant init_usb_ctrl_miso : typ_usb_ctrl_miso := (
    clk => '1',
    rxf_n => '1',
    txe_n => '1'
13:
14:
16:
               );
17:
19:
               type typ_usb_ctrl_mosi is record
    rd_n : std_logic;
    wr_n : std_logic;
    oe_n : std_logic;
    siwu_n : std_logic;
20:
21:
22:
23:
24:
25:
               end record;
26:
27:
                 constant init_usb_ctrl_mosi : typ_usb_ctrl_mosi := (
                             rd_n => '1',
wr_n => '1',
oe_n => '1',
siwu_n => '1'
28:
29:
30:
31:
32:
33:
34:
                 type typ_usb_data_bidir is record
35:
36:
37:
                              data : std_logic_vector(7 downto 0);
                 end record;
38:
                 constant init_usb_data_bidir : typ_usb_data_bidir := (
    data => (others => '0')
39:
40:
41:
42:
43:
                component cpt_usb is
45:
46:
                             port (
                                         i_usb_ctrl_miso : in typ_usb_ctrl_miso;
o_usb_ctrl_mosi : out typ_usb_ctrl_mosi;
io_usb_data_bidir : inout typ_usb_data_bidir
47:
48:
49:
50:
                             );
51:
                 end component;
54: end pkg_usb;
56: package body pkg_usb is 57:
59: end pkg_usb;
```

```
1:
  2: library ieee;
  3: use ieee.std_logic_1164.all;
  5:
  6: library unisim;
  7: use unisim.vcomponents.all;
  8:
  9: library util;
 10:
 11: -- Generate an oddr2 block for pins carrying output clocks
 12: -- The output clock may be divided by a factor of two
 13: -- If CLK_DIV2 = 0 : f_out = f_in
14: -- If CLK_DIV2 > 0 : f_out = f_in / (2*CLK_DIV2)
 16: entity cpt_clkout is
 17:
               port (
                          i_enable : in std_logic;
                         i_clk_div : in integer;
i_clk : in std_logic;
 19:
 20:
 21:
                          o_clk : out std_logic
 22:
               );
 23:
 24: end cpt_clkout;
 25:
 26: architecture Behavioral of cpt_clkout is
 27:
               signal clk : std_logic := '0';
 28:
               signal clk_n : std_logic := '1';
 29:
 30:
               signal clk div : integer := 0;
 31:
               signal div_count : integer := 0;
 32:
 33:
                signal div_out : std_logic := '1';
 34:
 35:
               signal reset : std_logic := '1';
 36:
 37: begin
 39:
               clk <= i clk;
 40:
              clk n <= not clk;
 41:
 42:
              gen_nodiv_clk :
 43: --
               if ( CLK_DIV2 = 0 ) generate
 45: --
 46: --
                         clk_oddr2 : oddr2
 47: --
                         generic map(
                                   DDR_ALIGNMENT => "NONE", -- Sets output alignment to "NONE", "CO", "C1"
 48: --
                                   DINT -> NONE , -- sets output allyment to NONE , CC
INIT -> '0', -- Sets initial state of the Q output to '0' or '1'
SRTYPE -> "SYNC" -- Specifies "SYNC" or "ASYNC" set/reset
 49: --
 50: --
 51: --
                         port map (
 53: --
                                   Q => o_clk, -- 1-bit output data to pin
CO => clk, -- 1-bit clock input
 54: --
                                   C1 => clk_n, -- 1-bit clock input
                                   CE => i_enable, -- 1-bit clock enable input

DO => 'O', -- 1-bit data input (associated with CO)

D1 => '1', -- 1-bit data input (associated with C1)
 56: --
 57: --
                                   R => '0', -- 1-bit reset input
S => '0' -- 1-bit set input
 59: --
 60: --
 62: --
 63: --
              end generate gen nodiv clk;
 64: --
 65: --
 66: --
 67: --
               gen_div_clk :
               if ( CLK_DIV2 /= 0 ) generate
 68: --
 69:
 70:
 71:
 72:
                         process(i_clk)
 73:
                          begin
                                   --if ( rising\_edge(i\_clk) and i\_enable = '1' ) then if ( rising\_edge(i\_clk) and (reset = '1' or i\_enable = '1') ) then
 74:
 75:
 76:
                                             reset <= '0';
if ( clk_div /= i_clk_div ) then
 77:
 78:
                                                       clk_div <= i_clk_div;
 79:
                                                       reset <= '1';
                                             end if;
 80:
                                   end if;
 82:
                          end process;
 83:
 85:
 86:
 87:
 88:
                          process(i clk, i enable)
 89:
 90:
 91:
                                   if ( rising_edge(i_clk) and i_enable = '1' ) then
                                             if ( reset = '1' ) then
 92:
                                             div_count <= 1;
elsif ( div_count = clk_div ) then</pre>
 93:
 94:
 95:
                                                        div_count <= 1;
 96:
                                                        div_out <= not div_out;</pre>
 97:
                                             else
 98:
                                                       div_count <= div_count + 1;
                                             end if;
 99:
                                   end if;
100:
```

125: 126:

128:

127: end Behavioral;

```
2: -- cpt_clk_gate.vhd
 4: -- Clock gate generator
 5: -- Produces a periodic pulse that is high for one i_clk cycle
6: -- with a frequency equal to i_clk divided by 2*i_div
8: library ieee;
9: use ieee.std_logic_1164.all;
10:
11: library util;
12: use util.pkg_util.all;
13:
14:
15: entity cpt_clk_gate is
16:
               port (
                            i_clk : in std_logic;
i_enable : in std_logic;
i_div : in integer;
17:
19:
                            o_clk_pgate : out std_logic;
o_clk_ngate : out std_logic
20:
21:
               );
22:
23: end cpt_clk_gate;
25: architecture Behavioral of cpt_clk_gate is
26:
                signal count : integer := 0;
signal carry : std_logic := '0';
signal enable_n : std_logic := '1';
27:
28:
29:
30:
31: begin
32:
               o_clk_pgate <= '1' when count = i_div and carry = '1' else '0';
o_clk_ngate <= '1' when count = i_div and carry = '0' else '0';
33:
34:
35:
36:
37:
               enable_n <= not i_enable;
38:
               cycle_counter : cpt_upcounter
39:
                generic map (
INIT => 1
40:
41:
                port map (
    i_clk => i_clk,
42:
43:
                            i_enable => i_enable,
i_lowest => 1,
i_highest => i_div,
45:
46:
47:
                             i_increment => 1,
                            i_clear => enable_n,
i_preset => '0',
48:
49:
                            o_count => count,
o_carry => carry
50:
51:
53:
54:
55: end Behavioral;
```

```
2: library ieee;
  3: use ieee.std_logic_1164.all;
  5: library unisim;
  6: use unisim.vcomponents.all;
  9: library util;
 10: use util.pkg_util.all;
 11:
 13: entity cpt_i2c is
 14:
               port (
 16:
                          i_clk : in std_logic;
i_enable : in std_logic;
 17:
 19:
                          i scl clk div : in integer;
 20:
 21:
                          i addr : in std logic vector(6 downto 0);
 22:
 23:
 24:
                          o_rd_data : out std_logic_vector(7 downto 0);
 25:
                          o rd data strobe : out std logic;
                          i_rd_data_strope : Out std
i_rd_start : in std_logic;
o_rd_done : out std_logic;
 26:
 27:
 28:
                          i_wr_data_available : in std_logic;
 29:
                          i_wr_data : in std_logic_vector(7 downto 0);
o_wr_data_strobe : out std_logic;
i_wr_start : in std_logic;
 30:
 31:
 32:
 33:
                          o_wr_done : out std_logic;
 34:
 35:
                          io_i2c_scl : inout std_logic;
io_i2c_sda : inout std_logic
 36:
 37:
 38:
 39:
 40: end cpt i2c;
 42: architecture Behavioral of cpt_i2c is
 43:
                signal i2c_clk_pgate : std_logic;
 45:
 46:
 47:
               signal addr : std_logic_vector(6 downto 0);
 48:
 49:
                signal sda_oe_n : std_logic;
                signal sda_oe : std_logic;
signal sda_i : std_logic;
 50:
 51:
 52:
                signal sda_o : std_logic := '1';
 53:
 54:
                signal scl_oe_n : std_logic;
signal scl_oe : std_logic;
                signal scl_i : std_logic;
signal scl_o : std_logic := '1';
signal scl_oddr : std_logic;
 56:
 57:
 58:
 59:
 60:
 62:
               signal rd_active : std_logic;
signal wr_active : std_logic;
 63:
 64:
                signal write_data : std_logic_vector(7 downto 0);
signal write_bit_count : integer;
 65:
 66:
 67:
                signal write_word_count : integer;
 68:
 69:
                signal read_data : std_logic_vector(7 downto 0);
                70:
 71:
 72:
 73:
                signal state : integer;
 74:
 75:
                constant STATE_IDLE : integer := 16#00#;
 76:
                constant STATE_START : integer := 16#10#;
constant STATE_WRITE : integer := 16#20#;
 77:
 78:
                constant STATE_READ : integer := 16#30#;
                constant STATE_WR_ACK : integer := 16#40#;
constant STATE_RD_ACK : integer := 16#50#;
 79:
 80:
                constant STATE_STOP : integer := 16#60#;
 82:
                signal wr_data_strobe : std_logic;
 83:
 84:
                signal last_wr_data_strobe : std_logic;
 85:
                signal rd_data_strobe : std_logic;
signal last_rd_data_strobe : std_logic;
 86:
 87:
 88:
 89:
 90:
 91: begin
 92:
 93:
                sda iobuf : iobuf
 94:
 95:
                port map (
 96:
                          io => io_i2c_sda,
                          i => sda_o,
 97:
 98:
                          o => sda_i,
 99:
                          t => sda_oe_n
                );
100:
```

```
./util/cpt_i2c.vhd
                                      Tue Jul 14 19:24:40 2015
  101:
  102:
  103:
  104:
                scl_iobuf : iobuf
                port map (
     io => io_i2c_scl,
  105:
  106:
                        i => scl_oddr,
  107:
                         o => scl i,
  108:
                         t => scl_oe_n
  110:
                );
  111:
               -- TODO: add clock streching support scl_oddr2 : oddr2
  113: --
  114: --
               port map (
                         Q => scl_oddr,
  116: --
                         C0 => i_clk,
C1 => i_clk,
  117: --
  118: --
  119: --
                         CE => i2c_clk_pgate,
                         D0 => scl_o,
  120: --
  121: --
                         D1 \Rightarrow scl_o,
                         R => '0',
  122: --
                         S => '0'
  123: --
  124: --
                );
  125:
                scl_fd : fd
  126:
  127:
                port map (
                       Q => scl_oddr,
  128:
                         D => scl_o,
  129:
  130:
                         C => i_clk
                );
  131:
  132:
  133:
                i2c_clk_gate : cpt_clk_gate
  134:
  135:
               port map (
    i_clk => i_clk,
  136:
                         i enable => '1'.
  137:
  138:
                          i_div => i_scl_clk_div,
  139:
                        o_clk_pgate => i2c_clk_pgate,
o_clk_ngate => open
  140:
  141:
  142:
  143:
  144:
  145:
  146:
                -- One-shot filters -- data strobes changes with i2c clock, but we need strobe width == period(i\_clk)
  147:
  148:
  149:
  150:
                o_wr_data_strobe <= wr_data_strobe and not last_wr_data_strobe;
  151:
  152:
                process(i_clk)
  153:
                        . ____g_euge(I_CIK) ) then
last_wr_data_strobe <= wr_data_strobe;
end if;</pre>
                         if ( rising_edge(i_clk) ) then
  154:
  156:
  157:
                end process;
  158:
  159:
                o_rd_data_strobe <= rd_data_strobe and not last_rd_data_strobe;
  160:
  161:
  162:
                 process(i_clk)
  163:
                 begin
  164:
                         if ( rising_edge(i_clk) ) then
                         last_rd_data_strobe <= rd_data_strobe;
end if;</pre>
  165:
  166:
  167:
                 end process;
  168:
  169:
  170:
               scl_oe_n <= not scl_oe;
sda_oe_n <= not sda_oe;</pre>
  171:
  172:
  173:
                process(i_clk)
begin
  174:
  175:
  176:
                         if ( rising_edge(i_clk) ) then
  177:
  178:
                                  if ( i_enable = '0' ) then
  179:
                                           scl_o <= '1';
                                           scl_oe <= '1';
  180:
  181:
                                            sda_o <= '1';
  182:
                                           sda oe <= '0';
                                           o_rd_done <= '0';
o_wr_done <= '0';
  183:
  184:
  185:
                                           rd_data_strobe <= '0';
                                           wr_data_strobe <= '0';
  186:
                                           rd_active <= '0';
wr_active <= '0';
  187:
  188:
                                           state <= STATE_IDLE;
  189:
  190:
                                  elsif ( i2c_clk_pgate = '1' ) then
  191:
  192:
  193:
                                           case state is
                                                    when STATE_IDLE+0 =>
  194:
                                                             scl_o <= '1';
scl_oe <= '1';
  195:
  196:
                                                              sda_o <= '1';
  197:
  198:
                                                              sda_oe <= '0';
                                                              o_rd_done <= '1';
  199:
                                                              o_wr_done <= '1';
```

```
./util/cpt_i2c.vhd
  201:
                                                                  rd_data_strobe <= '0';
  202:
                                                                  wr_data_strobe <= '0';</pre>
                                                                  rd_active <= '0';
wr_active <= '0';
  203:
  204:
                                                                  205:
  206:
  207:
                                                                            read_word_count <= 1;
                                                                           rd_active <= '1';
o_rd_done <= '0';
  208:
  210:
                                                                           state <= STATE_START;
                                                                  end if;
  211:
                                                                  if ( i_wr_start = '1' ) then
  213:
                                                                            addr <= i_addr;
                                                                            wr_active <= '1';
o_wr_done <= '0';
  214:
  216:
                                                                            state <= STATE_START;
                                                                  end if;
  217:
  218:
  219:
                                                        when STATE_START+0 | STATE_START+1 =>
                                                                 scl_o <= '1';
  220:
                                                                  scl_oe <= '1';
sda_o <= '1';
  221:
  222:
                                                                  sda_oe <= '1';
  223:
  224:
                                                                  state <= state + 1;
  225:
  226:
                                                        when STATE_START+2 | STATE_START+3 =>
                                                                  scl_o <= '1';
sda_o <= '0';
  227:
  228:
                                                                  state <= state + 1;
  229:
  230:
                                                        when STATE START+4 =>
  231:
                                                                 scl_o <= '0';
sda_o <= '0';
  232:
  233:
                                                            write_data <= addr & rd_active;
                                                                                                     -- LSb R/W bit: 0:write.1:read
  234:
  235:
                                                                  write_bit_count <= 7;
  236:
                                                                  state <= STATE WRITE;
  237:
  238:
  239:
                                                        when STATE_WRITE+0 =>
                                                                  wr_data_strobe <= '0';
  240:
                                                                  scl_o <= '0';
                                                                  sda_o <= write_data(write_bit_count);
sda_oe <= '1';</pre>
  242:
  243:
  244:
                                                                  state <= state + 1;
  245:
  246:
                                                        when STATE_WRITE+1 | STATE_WRITE+2 =>
                                                                  scl_o <= '1';
state <= state + 1;
  247:
  248:
  249:
  250:
                                                        when STATE_WRITE+3 =>
  251:
                                                                  scl o <= '0';
  252:
                                                                  if ( write_bit_count = 0 ) then
  253:
                                                                           state <= STATE_WR_ACK;
  254:
                                                                  else
                                                                            write_bit_count <= write_bit_count - 1;</pre>
                                                                  state <= STATE_WRITE;
end if;</pre>
  256:
  257:
  258:
  259:
  260:
  261:
                                                        when STATE_WR_ACK+0 =>
  262:
                                                                  scl_o <= '0';
sda_o <= '0';
  263:
  264:
                                                                  sda_oe <= '0';
  265:
                                                                  state <= state + 1;
  266:
  267:
                                                        when STATE_WR_ACK+1 | STATE_WR_ACK+2 =>
                                                                  scl_o <= '1';
sda_o <= '0';
  268:
  269:
  270:
                                                                  state <= state + 1;
  271:
  272:
                                                        when STATE_WR_ACK+3 =>
  273:
                                                                  scl_o <= '0';
                                                                  Sci_O <= '0',
state <= STATE_STOP; -- Default here if the following conditions are not met
if ( rd_active = '1' and read_word_count /= 0 ) then
  274:
                                                                           read_word_count <= read_word_count - 1;
read_bit_count <= 7;
state <= STATE_READ;</pre>
  276:
  277:
  278:
                                                                  end if;
  279:
                                                                  if ( wr_active = '1' and i_wr_data_available = '1' ) then
    wr_data_strobe <= '1';</pre>
  280:
  281:
  282:
                                                                            write_data <= i_wr_data;</pre>
                                                                           write_bit_count <= 7;
state <= STATE_WRITE;</pre>
  283:
  284:
                                                                  end if:
  285:
  286:
  287:
  288:
  289:
  290:
  291:
                                                        when STATE READ+0 =>
  292:
                                                                  --write_data_strobe <= '0';
  293:
                                                                  scl_o <= '0';
                                                                  sda oe <= '0';
  294:
  295:
                                                                  state <= state + 1;
  296:
  297:
                                                        when STATE READ+1 =>
                                                                  scl_o <= '1';
state <= state + 1;
  298:
  299:
  300:
```

Tue Jul 14 19:24:40 2015

```
Tue Jul 14 19:24:40 2015
./util/cpt_i2c.vhd
  301:
                                                       when STATE_READ+2 =>
  302:
                                                                state <= state + 1;
  303:
  304:
                                                       when STATE_READ+3 =>
                                                                scl_o <= '0';
read_data(read_bit_count) <= sda_i;</pre>
  305:
  306:
  307:
                                                                if ( read_bit_count = 0 ) then
  308:
                                                                         state <= STATE_RD_ACK;
  309:
                                                                state <= STATE_READ;
end if;</pre>
  310:
                                                                         read_bit_count <= read_bit_count - 1;</pre>
  311:
  313:
  314:
  316:
                                                       when STATE_RD_ACK+0 =>
  317:
                                                                scl_o <= '0';
sda_o <= '1';
  318:
  319:
                                                                sda_oe <= '1';
  320:
  321:
                                                                rd_data_strobe <= '0';
                                                                state <= state + 1;
  322:
  323:
                                                       when STATE_RD_ACK+1 | STATE_RD_ACK+2 =>
    scl_o <= '1';
    sda_o <= '1';</pre>
  324:
  325:
  326:
  327:
                                                                state <= state + 1;
  328:
  329:
                                                       when STATE_RD_ACK+3 =>
  330:
                                                                scl_o <= '0';
o_rd_data <= read_data;
  331:
                                                                332:
  333:
  334:
  335:
                                                                         read_bit_count <= 8;
state <= STATE_READ;</pre>
  336:
  337:
  338:
  339:
  340:
                                                       when STATE_STOP+0 | STATE_STOP+1=>
    scl_o <= '0';
    sda_o <= '0';</pre>
  341:
  342:
  343:
  344:
                                                                sda_oe <= '1';
                                                                state <= state + 1;
  345:
  346:
                                                       when STATE_STOP+2 | STATE_STOP+3 =>
    scl_o <= '1';
    sda_o <= '0';</pre>
  347:
  348:
  349:
  350:
                                                                state <= state + 1;
  351:
  352:
                                                       when STATE_STOP+4 | STATE_STOP+5 =>
  353:
                                                                scl_o <= '1';
sda_o <= '1';
  354:
  355:
                                                                state <= state + 1;
  356:
  357:
                                                       when STATE STOP+6 =>
                                                                scl_o <= '1';
sda_o <= '1';
sda_oe <= '0';
  358:
  359:
  360:
  361:
                                                                state <= STATE_IDLE;
  362:
363:
  364:
  365:
                                                       when others =>
                          end case;
end if;
end if;
cess:
  366:
                                                                state <= STATE_IDLE;
  367:
  368:
  369:
  370:
                 end process;
  371:
  372:
  373:
  374:
  375:
  376:
  377:
  378:
  379:
  380:
  381:
  382:
  383:
  385:
  386: end Behavioral;
```

```
./util/cpt_upcounter.vhd
                                                   Thu Jul 16 21:34:53 2015
    2: -- util/cpt_upcounter.vhd
    4: -- Produces an integer o_count
    5: -- that increases from i_lowest to i_highest 6: -- in steps of i_increment
    7: -- when i_enable is high
    8: -- during a rising edge of i_clk
   10:
   11: library ieee;
   12: use ieee.std_logic_1164.all;
   13:
   14: --library util;
   15: --use util.pkg_util.ALL;
   16:
   17:
   18: entity cpt_upcounter is
   19:
                generic (
                          INIT : integer := -1
   20:
   21:
                 );
   22:
                 port (
   23:
                           i_clk : in std_logic;
                           i_enable : in std_logic;
i_lowest : in integer;
   24:
   25:
                           i_highest : in integer;
   26:
   27:
                           i_increment : in integer;
   28:
                           i_clear : in std_logic;
                           i_preset : in std_logic;
   29:
                           o_count : out integer := INIT;
o_carry : out std_logic
   30:
   31:
   32:
   33: end cpt_upcounter;
   34:
   35:
   36: architecture Behavioral of cpt_upcounter is
   37:
   38: signal count : integer := INIT;
   39: signal lowest : integer := 0;
40: signal highest : integer := 0;
   41: signal increment : integer := 1;
   42: signal reset : std_logic := '1';
43: signal carry : std_logic := '0';
   45: begin
   46:
                 o_count <= count;
o_carry <= carry;
   47:
   48:
   49:
   50:
   51:
                 process(i_clk)
                 begin
                           --if ( rising\_edge(i\_clk) and i\_enable = '1' ) then if ( rising\_edge(i\_clk) and (reset = '1' or i\_enable = '1') ) then
   53:
   54:
                                    reset <= '0';
if ( lowest /= i_lowest ) then
   56:
                                              lowest <= i_lowest;
reset <= '1';</pre>
   57:
                                     end if;
   59:
                                     if ( highest /= i_highest ) then
   60:
                                    reset <= i_)
reset <= '1';
end if;
                                              highest <= i_highest;
   62:
   63:
                                     if ( increment /= i_increment ) then
                                              increment <= i_increment;
reset <= '1';</pre>
   65:
   66:
   67:
                                    end if;
                           end if;
   68:
   69:
                 end process;
   70:
   71:
   72:
                 process(i_clk, i_clear, i_preset)
   73:
                           if ( i_clear = '1' ) then
   74:
                                    count <= lowest;
                           carry <= '0';
elsif ( i_preset = '1' ) then
count <= highest;</pre>
   76:
   77:
   78:
   79:
                                     --carry <= '1';
                                                                  -- omitted for now
                           elsif ( rising_edge(i_clk) and i_enable = '1' ) then
   80:
                                     if ( reset = '1' ) then
                                              count <= lowest;
   82:
                                     carry <= '0';
elsif ( count >= highest ) then
   83:
   85:
                                              count <= lowest;
                                              carry <= not carry;
   86:
   87:
   88:
                                              count <= count + increment;</pre>
                                    end if;
   89:
                           end if;
   90:
   91:
                 end process;
   93: end Behavioral;
```

94: 95:

```
2: library ieee;
3: use ieee.std_logic_1164.all;
 4: use ieee.math_real.all;
 6: library util;
 8: package pkg_util is
              function cycles_f(duration, frequency : real) return integer is
10:
11:
              begin
                        return integer(ceil(duration * frequency));
              end cycles_f;
13:
14:
              function cycles_p(duration, period : real) return integer is
16:
                        return integer(ceil(duration / period));
17:
18:
              end cycles_p;
19:
20:
21:
              function frequency(period : real) return real is
22:
              begin
23:
                       return 1.0 / period;
24:
              end frequency;
25:
26:
              function period(frequency : real) return real is
              begin
return 1.0 / frequency;
27:
28:
29:
              end period;
30:
31:
32:
33:
              component cpt_clkout is
34: --
                       generic (
35: --
                                 CLK_DIV2 : natural := 0
36: --
                        );
37:
                        port (
                                 i_enable : in std_logic;
i_clk_div : in integer;
i_clk : in std_logic;
o_clk : out std_logic
39:
40:
41:
42:
                       );
43:
              end component;
              {\tt component} \ {\tt cpt\_upcounter} \ {\tt is}
45:
46:
                       generic (
                                 INIT : integer := -1
47:
                       );
48:
49:
                       port (
50:
                                 i_clk : in std_logic;
                                 i_enable : in std_logic;
i_lowest : in integer;
51:
53:
                                 i_highest : in integer;
i_increment : in integer;
54:
                                  i_clear : in std_logic;
                                 i_preset : in std_logic;
o_count : out integer := INIT;
o_carry : out std_logic
56:
57:
59:
                       );
              end component;
60:
62:
              component cpt_clk_gate is
63:
                       port (
64:
                                 i_clk : in std_logic;
                                 i_enable : in std_logic;
i_div : in integer;
65:
66:
                                 o_clk_pgate : out std_logic;
o_clk_ngate : out std_logic
67:
68:
69:
70:
              end component;
71:
72:
73:
74:
75: end pkg_util;
76:
77:
78: package body pkg_util is
79: end pkg_util;
```

```
1: -----
  2: -- Author: Mark Mahony
  3: -- Designer: Chris Brown
  4: --
                               12:47:03 07/07/2015
 5: -- Create Date:
  6: -- Module Name:
                              cpt_linebuf
 7: -- Project Name:
                             ESE Capstone 2015
  8: -- Target Devices:
                              Xilinx Spartan-6
  9: -- Tool versions:
                              XISE 14.7
10: -- Description:
                             Component to buffer data read from RAM.
11: --
 12: -- Dependencies: Xilinx primitives, mctl and util libraries
13: -
14: library ieee;
 15: use ieee.std_logic_1164.all;
16: use ieee.numeric_std.all;
17:
 18: library unisim;
19: use unisim.vcomponents.all;
20:
 21: library mctl;
22: use mctl.pkg_mctl.all;
 23:
 24: library util;
25: use util.pkg_util.all;
26:
 27:
28: entity cpt_linebuf is
 29:
            port (
 30:
                      i_clk : in std_logic;
31:
                      i enable : in std logic;
 32:
 33:
                      i_frame_addr0 : in std_logic_vector(28 downto 0);
                      i_frame_addr1 : in std_logic_vector(28 downto 0);
i_frame_addr2 : in std_logic_vector(28 downto 0);
 34:
 35:
 36:
                      i_frame_addr3 : in std_logic_vector(28 downto 0);
                      i frame number : in integer range 0 to 3 := 0;
 37:
 38:
                      i_line_start : in std_logic;
i_mid_line_offset : in integer range -(2**24) to (2**24)-1 := 0;
i_line_number : in integer range -1024 to 1023 := -408;
 39:
 40:
 41:
 42:
 43:
                      i_burst_length : in std_logic_vector(5 downto 0);
                      i_pixel_number : in integer range -2048 to 2047;
 45:
 46:
                      i_mport_mosi : in typ_mctl_mport_mosi;
 47:
                      o_mport_miso : out typ_mctl_mport_miso;
 48:
                      o_linebuf_data : out std_logic_vector(15 downto 0)
 49:
 51: end cpt linebuf;
 53: architecture Behavioral of cpt_linebuf is
54:
              -- Linebuffer signals
             signal linebuf_wr_addr : integer range 0 to (2**11)-1;
signal linebuf_wr_data : std_logic_vector (15 downto 0);
 56:
 57:
            signal linebuf_wr_en : std_logic;
 59:
             -- Frame signals
 60:
            signal f_addr : std_logic_vector (28 downto 0);
             --signal mid_line_offset : integer range -(2**29) to (2**29)-1;
 62:
 63:
 64:
 65:
            signal mport_miso_rd_en : std_logic;
            signal mport_miso_rd_en_d1 : std_logic;
 66:
 67:
 68:
             -- MISO COMMAND
             signal mport_miso_cmd_en : std_logic;
 69:
 70:
             signal mport_miso_cmd_byte_addr : integer range 0 to (2**29)-1 := 0;
 71:
 72:
              -- MOSI READ
 73:
             signal mport_mosi_rd_empty : std_logic;
            signal mport_mosi_rd_data : std_logic_vector (31 downto 0);
 74:
 75:
 76:
             -- MOSI COMMAND
            signal mport_mosi_cmd_full : std_logic;
 77:
 78:
 79:
             signal words_requested : integer range 0 to (2**10)-1;
             signal words_fetched : integer range 0 to (2**10)-1;
 80:
82:
 83:
             signal byte_addr_line_number : integer range 0 to 2**29-1;
85:
              signal byte_addr_f_addr : integer range 0 to 2**29-1;
             signal byte_addr_mid_line_offset : integer range 0 to 2**29-1;
signal byte_addr_words_requested : integer range 0 to 2**29-1;
 86:
 87:
88:
              signal byte_addr_words_requested_offset : integer range 0 to 2**29-1;
89:
 90:
91: begin
 92:
93: words_requested_counter : cpt_upcounter
94:
             port map (
                      i_clk => i_clk,
 95:
 96:
                      i_preset => '0',
                      i_enable => mport_miso_cmd_en,
97:
 98:
                      i_clear => i_line_start,
99:
                      i lowest => 0.
                      i_highest => 1023,
100:
```

```
Tue Jul 21 19:17:38 2015
./vga/cpt linebuf.vhd
                            2
101:
       i_increment => to_integer(unsigned(i_burst_length))+1,
102:
       o_count => words_requested,
       o_carry => open
103:
104:
105:
106: words_fetched_counter : cpt_upcounter
107:
    port map (
       i clk => i clk.
108:
109:
       i_preset => '0',
       i_enable => mport_miso_rd_en,
110:
       i_clear => i_line_start,
111:
       i_lowest => 0,
113:
       i_highest => 1023,
114:
       i increment => 1,
       o_count => words_fetched,
116:
       o_carry => open
117:
     );
119: pixel_counter : cpt_upcounter
120:
    port map (
       i_clk => i_clk,
121:
122:
       i_preset => '0',
       i_enable => linebuf_wr_en,
123:
124:
       i_clear => i_line_start,
125:
       i lowest => 0.
       i_highest => 2047,
126:
       i_increment => 1,
127:
128:
       o count => linebuf wr addr.
129:
       o_carry => open
130:
131:
132: linebuf_upper_ramb8 : RAMB16_S9_S9
133:
    INIT A => X"000". -- Value of output RAM registers on Port A at startup
134:
    INIT_B => X"000", -- Value of output RAM registers on Port B at startup
SRVAL_A => X"000", -- Port A output value upon SSR assertion
SRVAL_B => X"000", -- Port B output value upon SSR assertion
135:
136:
137:
    SRVAL_B => x"000", -- Port B output value upon SSR assertion
WRITE_MODE_A => "WRITE_FIRST", -- WRITE_FIRST, READ_FIRST or NO_CHANGE
WRITE_MODE_B => "WRITE_FIRST", -- WRITE_FIRST, READ_FIRST or NO_CHANGE
SIM_COLLISION_CHECK => "ALL", -- "NONE", "WARNING", "GENERATE_X_ONLY", "ALL"
-- The following INIT_xx declarations specify the initial contents of the RAM
138:
139:
140:
141:
142:
    -- Address 0 to 511
    143:
    144:
    145:
    146:
147:
    148:
    149:
    150:
    151:
    152:
153:
    154:
155:
    156:
157:
158:
    159:
160:
    162:
    163:
    165:
    166:
    167:
168:
    169:
170:
    171:
    172:
173:
    174:
175:
176:
    -- Address 1024 to 1535
    177:
    178:
    179:
    180:
    181:
    182:
    183:
184:
    185:
    186:
    187:
188:
    189:
    190:
191:
    192:
    -- Address 1536 to 2047
193:
194:
    195:
    196:
    197:
198:
    199:
```

```
./vga/cpt_linebuf.vhd
              Tue Jul 21 19:17:38 2015
    202:
    203:
    204:
205:
    206:
207:
    208:
    209:
    -- The next set of INITP_xx are for the parity bits -- Address 0 to 511
210:
211:
    213:
    214:
    -- Address 512 to 1023
    216:
    217:
    -- Address 1024 to 1535
    219:
    -- Address 1536 to 2047
220:
    222:
    223:
   port map (
      => open,
           -- Port A 8-bit Data Output
225:
    DOB => o_linebuf_data(15 downto 8),
                   -- Port B 8-bit Data Output
    DOPA => open, -- Port A 1-bit Parity Output
DOPB => open, -- Port B 1-bit Parity Output
226:
227:
    ADDRA => std_logic_vector(to_unsigned(linebuf_wr_addr mod 2048, 11)), -- Port A 11-bit Address Input ADDRB => std_logic_vector(to_unsigned(i_pixel_number mod 2048, 11)), -- Port B 11-bit Address Input
228:
229:
    CLKA => i_clk,
          -- Port A Clock
-- Port B Clock
230:
    CLKB => i clk.
231:
232:
    DIA => linebuf_wr_data(15 downto 8),
                    -- Port A 8-bit Data Input
    DIB => (others => '0'),
DIPA => (others => '0'),
233:
               -- Port B 8-bit Data Input
              -- Port B 6-Dit Data ---

-- Port A 1-bit parity Input

-- Port-B 1-bit parity Input
234:
    DIPB => (others => '0'),
235:
         -- Port A RAM Enable Input
-- PortB RAM Enable Input
    ENA => '1',
ENB => '1',
236:
237:
238:
    SSRA => '0',
SSRB => '0',
          -- Port A Synchronous Set/Reset Input
         -- Port B Synchronous Set/Reset Input
239:
    WEA => linebuf wr en.
              -- Port A Write Enable Input
240:
          -- Port B Write Enable Input
241:
    WEB => '0'
242:
243:
244: linebuf lower ramb8 : RAMB16 S9 S9
   generic map (
    INIT_A => X"000", -- Value of output RAM registers on Port A at startup
245:
246:
    INIT_B => X"000", -- Value of output RAM registers on Port B at startup SRVAL_A => X"000", -- Port A output value upon SSR assertion SRVAL_B => X"000", -- Port B output value upon SSR assertion
247:
248:
249:
    WRITE_MODE_A => "WRITE_FIRST", -- WRITE_FIRST, READ_FIRST or NO_CHANGE
WRITE_MODE_B => "WRITE_FIRST", -- WRITE_FIRST, READ_FIRST or NO_CHANGE
SIM_COLLISION_CHECK => "ALL", -- "NONE", "WARNING", "GENERATE_X_ONLY", '
250:
251:
252:
    -- The following INIT_xx declarations specify the initial contents of the RAM
-- Address 0 to 511
253:
254:
    256:
257:
    259:
260:
    262:
    263:
    265:
    266:
    268:
    269:
    270:
271:
    -- Address 512 to 1023
272:
    273:
    274:
    276:
    277:
    278:
    279:
    280:
    282:
    283:
    285:
    286:
    287:
288:
    -- Address 1024 to 1535
    289:
    290:
291:
    292:
    293:
    294:
    295:
296:
    297:
    298:
    299:
```

```
./vga/cpt_linebuf.vhd
                           Tue Jul 21 19:17:38 2015
        302:
         303:
         304:
 305:
         -- Address 1536 to 2047
         306:
 307:
         308:
         310:
         311:
         313:
 314:
         316:
         317:
         319:
         320:
         322:
         -- The next set of INITP_xx are for the parity bits
         -- Address 0 to 511
 323:
         325:
         326:
         -- Address 512 to 1023
         327:
         328:
 329:
         -- Address 1024 to 1535
         330:
         331:
 332:
         -- Address 1536 to 2047
 333:
         334:
 335:
      port map (
        DOA => open, -- Port A 8-bit Data Output
DOB => o_linebuf_data(7 downto 0), -- Port
 336:
                                    -- Port B 8-bit Data Output
 337:
        DOBA => o_linebut_data(/ downto 0), -- Port B 8-bit Data Output

DOPA => open, -- Port A 1-bit Parity Output

DOPB => open, -- Port B 1-bit Parity Output

ADDRA => std_logic_vector(to_unsigned(linebuf_wr_addr mod 2048, 11)), -- Port A 11-bit Address Input

ADDRA => std_logic_vector(to_unsigned(i_pixel_number mod 2048, 11)), -- Port B 11-bit Address Input
 338:
 339:
 340:
 341:
        CLKA => i_clk,
CLKB => i_clk,
                    -- Port A Clock
-- Port B Clock
 342:
 343:
         DIA => linebuf_wr_data(7 downto 0),
                                     -- Port A 8-bit Data Input
        DIB => (others => '0'), -- Port B 8-bit Data Input
DIPA => (others => '0'), -- Port A 1-bit parity Input
DIPB => (others => '0'), -- Port-B 1-bit parity Input
 345:
 346:
        DIPB => (others => '0'), -- Port-B 1-bit
ENA => '1', -- Port A RAM Enable Input
ENB => '1', -- PortB RAM Enable Input
 347:
 348:
 349:
        SSRA => '0', -- Port A Synchronous Set/Reset Input
SSRB => '0', -- Port B Synchronous Set/Reset Input
WEA => linebuf_wr_en, -- Port A Write Enable Input
 350:
 351:
 352:
 353:
         WEB => '0'
                    -- Port B Write Enable Input
 354:
      );
 355:
 356: inst : FD
 357:
         port map (
               D => mport_miso_rd_en,
 358:
 359:
               C => i_clk,
               O => mport miso rd en d1
 360:
 362:
          -- Input & Output
 363:
          o_mport_miso.wr.clk <= i_clk;
 365:
          o_mport_miso.wr.en <= '0';
          o_mport_miso.wr.mask <= "1111";
 366:
          o_mport_miso.wr.data <= (others => '0');
 367:
 368:
 369:
          o_mport_miso.cmd.instr <= "011";
                                     -- Read mode with auto-precharge
          o_mport_miso.cmd.clk <= i_clk;
 370:
          o_mport_miso.cmd.en <= mport_miso_cmd_en;
o_mport_miso.cmd.bl <= i_burst_length;</pre>
 371:
 372:
 373:
          o mport miso.rd.clk <= i clk;
 374:
 375:
          o_mport_miso.rd.en <= mport_miso_rd_en;
 376:
 377:
          mport mosi cmd full <= i mport mosi.cmd.full;
          mport_mosi_rd_empty <= i_mport_mosi.rd.empty;
 378:
 379:
          mport_mosi_rd_data <= i_mport_mosi.rd.data;</pre>
 380:
 382:
          byte addr line number <= (i line number * 2048);
 383:
          byte_addr_f_addr <= to_integer(unsigned(f_addr));</pre>
          byte_addr_mid_line_offset <= (i_mid_line_offset * 2048);
byte_addr_words_requested <= (words_requested * 4);
byte_addr_words_requested_offset <= ((words_requested-320) * 4);
 385:
 386:
 387:
 388:
 389:
 390:
 391:
          -- Address generation
 392:
          mport_miso_cmd_byte_addr <=
 393:
 394:
                     byte_addr_line_number +
 395:
                     byte_addr_f_addr +
 396:
                     byte_addr_mid_line_offset +
 397:
                     byte_addr_words_requested_offset
                ) mod (2**29)
 398:
 399:
          when (words_requested >= 320) else
```

```
401:
                                     byte_addr_line_number +
402:
                                     byte_addr_f_addr + byte_addr_words_requested
403:
404:
                           ) mod (2**29);
405:
                o_mport_miso.cmd.byte_addr <= std_logic_vector(to_unsigned(mport_miso_cmd_byte_addr, o_mport_miso.cmd.byte_addr'length));
406:
407:
                 --mid_line_offset <= (i_mid_line_offset) when (words_requested >= 320) else 0;
408:
409:
                 -- Counter enable
410:
                mport_miso_cmd_en <= '1' when (i_line_start = '0') and</pre>
                                                                    tart = '0') and
(mport_mosi_cmd_full = '0') and
(words_requested < 640) and
(64-((words_requested - words_fetched)) > to_integer(unsigned(i_burst_length))+1)
--((words_requested - words_fetched) <= to_integer(unsigned(i_burst_length))+1)</pre>
411:
412:
413:
414:
                                               else '0';
416:
417:
                 -- Data path
418:
                 mport_miso_rd_en <= (not mport_mosi_rd_empty) and (not mport_miso_rd_en_d1);</pre>
                linebuf_wr_en <= mport_miso_rd_en or mport_miso_rd_en_d1;
linebuf_wr_data <= mport_mosi_rd_data(15 downto 0) when (mport_miso_rd_en_d1 = '1') else mport_mosi_rd_data(31 downto 16);
419:
420:
421:
422:
423:
                process (i_clk)
424:
                 begin
425:
                          \textbf{if} \ \texttt{rising\_edge(i\_clk)} \ \textbf{then} \\
                                     if (i_line_start = '1') then

case i_frame_number is
426:
427:
428:
429:
                                                          when 0 =>
430:
                                                                    f_addr <= i_frame_addr0;</pre>
                                                          when 1 =>
431:
432:
                                                                    f_addr <= i_frame_addr1;</pre>
                                                         when 2 =>
     f_addr <= i_frame_addr2;</pre>
433:
434:
435:
                                                                    f_addr <= i_frame_addr3;</pre>
436:
437:
                                               end case;
                          end if;
438:
439:
440:
                end process;
442: end Behavioral;
443:
```

5

Tue Jul 21 19:17:38 2015

./vga/cpt\_linebuf.vhd

```
./vga/cpt_vga.vhd
    1: --
    2: -- VGA component
    4: -- Splits RGB data vector into separate RGB channels
    5: -- Generates haync and vaync
6: -- Keeps track of pixel count, line count, frame count and when new line starts
    7: --
    9: library ieee;
   10: use ieee.std_logic_1164.all;
   11:
   12: library unisim;
   13: use unisim.vcomponents.all;
   14:
   15: library vga;
   16: use vga.pkg_vga.all;
   17:
   18: library util;
   19: use util.pkg_util.all;
   20:
   21:
   22: entity cpt_vga is
   23:
                port (
   24:
                           i_clk : in std_logic;
   25:
                           i enable : in std logic;
   26:
   27:
                           i_linebuf_data : in std_logic_vector(15 downto 0);
                                                                                              -- Input RGB data
                                                                 -- Beginning of line indicator flag
   28:
                           o_line_start : out std_logic;
   29:
   30:
                           o_pixel_number : out integer range -2048 to 2047;
o_line_number : out integer range -1024 to 1023;
   31:
                           o_frame_number : out integer range 0 to 3;
   32:
   33:
                          o_vga_mosi : out typ_vga_mosi := init_vga_mosi -- Output RGB data, hsync, vsync
   34:
   36: end cpt_vga;
   37:
   38: architecture Behavioral of cpt_vga is
   39:
                 signal clear count : std logic := '0';
   40:
                 signal increment_pixel : std_logic := '0';
                 signal pixel_number : integer range -2048 to 2047;
signal line_number : integer range -1024 to 1023;
   42:
   43:
                 signal h_blank : std_logic := '0';
                 signal h_blank_d1 : std_logic := '0';
signal v_blank : std_logic := '0';
   45:
   46:
                 signal v_blank_dl : std_logic := '0';
signal h_sync : std_logic := '0';
signal h_sync_dl : std_logic := '0';
   47:
   48:
   49:
                 signal v_sync : std_logic := '0';
signal v_sync_dl : std_logic := '0';
signal increment_line : std_logic := '0';
signal increment_frame : std_logic := '0';
   50:
   51:
   53:
   54:
   55: begin
   56:
   57:
                 -- Counters
   59:
   60:
                 -- Count pixels from -408 to 1279
   62:
                 -- Active pixel starts at 0
   63:
                 pixel counter: cpt upcounter
   64:
                 port map (
                           i_clk => i_clk,
   65:
   66:
                           i_enable => increment_pixel,
   67:
                           i_lowest => (-H_BP - H_PULSE - H_FP),
                           i_highest => PIXELS_PER_LINE-1,
   68:
   69:
                           i_increment => 1,
   70:
                           i_clear => '0',
                           i_preset => clear_count,
   71:
   72:
                           o_count => pixel_number,
   73:
                           o_carry => open
   74:
   75:
   76:
                 -- Count lines from -42 to 1023
   77:
                  -- Active line starts at 0
   78:
                 line_counter: cpt_upcounter
   79:
                 port map (
                           i clk => i clk,
   80:
                           i_enable => increment_line,
i_lowest => (-V_BP - V_PULSE - V_FP),
   82:
                           i_highest => MAX_LINES-1,
   83:
                           i_increment => 1,
   85:
                           i clear => '0'.
                           i_preset => clear_count,
   86:
   87:
                           o_count => line_number,
   88:
                           o_carry => open
   89:
   90:
   91:
                 -- Count frames from 0 to 3
                 frame_counter: cpt_upcounter
   92:
   93:
                 port map (
                          i clk => i clk.
   94:
   95:
                           i_enable => increment_frame,
   96:
                           i\_lowest => 0,
   97:
                           i highest => 3.
   98:
                           i_increment => 1,
   99:
                           i clear => '0',
```

i preset => clear count.

100:

Wed Jul 15 15:17:25 2015

```
./vga/cpt_vga.vhd
 101:
                    o_count => o_frame_number,
 102:
                      o_carry => open
 103:
 104:
 105:
 106:
 107:
              -- Data latches
 108:
 110:
               -- Sync increment_pixel with clk
              increment_pixel_fd: FD
 111:
              port map (
                    D => i_enable,
 113:
                      C => i clk,
 114:
                      Q => increment_pixel
 116:
             );
 117:
 118: --
              -- Sync h_blank with clk
 119: --
              h_blank_d1_fd: FD
             120: --
 121: --
 122: --
 123: --
                      Q \Rightarrow h\_blank\_d1
 124: --
 125:
 126:
               -- Sync v_blank with clk
 127:
              v_blank_d1_fd: FD
              128:
 129:
 130:
                      C => i_clk,
Q => v_blank_d1
 131:
 132:
 133:
               -- Sync havnc with clk
 134:
 135:
              h_sync_d1_fd: FD
              136:
 137:
 138:
                      C => i_clk,
 139:
                       Q => h_sync_d1
 140:
              );
 141:
              -- Sync vsync with clk
v_sync_dl_fd: FD
 142:
 143:
              144:
 145:
                      C => i_clk,
 146:
 147:
                     Q => v_sync_d1
              );
 148:
 149:
 150:
               -- Sync line_start with clk
              line_start_fd: FD
 151:
 152:
              port map (
                    D => increment_line,
C => i_clk,
 153:
 154:
 155:
                      Q => o_line_start
 156:
              );
 157:
 158:
              -- Sync hsync with clk
 159:
              vga_hsync_fd: FD
 160:
              port map (
 161:
                       D => h_sync_d1,
 162:
                      C => i_clk,
Q => o_vga_mosi.hsync
 163:
 164:
 165:
               -- Sync vsync with clk
 166:
 167:
               vga_vsync_fd: FD
              168:
 169:
 170:
                       C => i_clk,
                      Q => o_vga_mosi.vsync
 171:
 172:
 173:
 174:
 175:
              clear_count <= not i_enable; -- Reset all counters when not enabled
 176:
              o_pixel_number <= pixel_number;
o_line_number <= line_number;</pre>
 177:
 178:
 179:
 180:
 181: --
              h_blank <= '1'
                      when pixel_number < 0 -- Horizontal blanking period
 182: --
 183: --
                       else '0';
 184:
 185:
               process (i_clk)
 186:
              begin
 187:
                       if rising_edge(i_clk) then
                                -- Horizontal blanking period
 188:
                               if ( pixel_number < 0 ) then
    h_blank_d1 <= '1';</pre>
 189:
 190:
 191:
                               h_blank_d1 <= '0';
end if;</pre>
 192:
 193:
                      end if;
 194:
              end process;
 195:
 196:
 197:
 198:
               v_blank <= '1'
 199:
                       when line_number < 0 -- Vertical blanking period</pre>
 200:
                       else '0';
```

Wed Jul 15 15:17:25 2015

```
./vga/cpt_vga.vhd
 201:
                 h_sync <= '1'
 202:
                          when pixel_number < -H_BP and pixel_number >= (-H_BP - H_PULSE) -- Horizontal sync pulse time
  203:
  204:
  205:
  206:
                v_sync <= '1'
  207:
                          when line_number < -V_BP and line_number >= (-V_BP - V_PULSE) -- Vertical sync pulse time
  208:
                          else '0';
  209:
                          when pixel_number = PIXELS_PER_LINE-1 and increment_pixel = '1' -- Reached end of current line else '0';
  210:
                increment_line <= '1'
  211:
  213:
                increment_frame <= '1'
  214:
                           when pixel_number = PIXELS_PER_LINE-1 and line_number = MAX_LINES-1 and increment_pixel = '1' -- Reached last line in frame
  216:
                           else '0';
  217:
                 -- Mux and split RGB data
  219:
                 process (i_clk)
  220:
                 begin
  221:
                           if rising_edge(i_clk) then
  222:
                                    case ( h_blank_d1 or v_blank_d1 ) is
  223:
                                             when '0' =>
  224:
                                                       -- Only use 4 bits of colour channel data, throw away LSb
  225:
                                                       -- RGB565 colour format uses 5 bits for red and blue, 6 bits for green \,
                                                       -- http://www.theimagingsource.com/en_US/support/documentation/icimagingcontrol-class/PixelformatRGB565.htm
  226:
  227:
                                                       o_vga_mosi.red <= i_linebuf_data(15 downto 12);</pre>
                                                       o_vga_mosi.green <= i_linebuf_data(10 downto 7);
o_vga_mosi.blue <= i_linebuf_data(4 downto 1);</pre>
  228:
  229:
  230:
                                             when others =>
  231:
                                                      ners =>
-- If either horizontal or vertical blanking periods active,
-- there is no colour data output
o_vga_mosi.red <= (others => '0');
o_vga_mosi.green <= (others => '0');
o_vga_mosi.blue <= (others => '0');
  232:
  233:
  234:
  235:
  236:
  237:
  238:
                                    end case;
                          end if;
  239:
  240:
                 end process;
```

Wed Jul 15 15:17:25 2015

242: end Behavioral;

```
2: library ieee;
  3: use ieee.std_logic_1164.all;
  4: use ieee.numeric_std.all;
 5: --use ieee.std_logic_arith.all;
6: --use ieee.std_logic_unsigned.all;
10: library mctl;
11: use mctl.pkg_mctl.all;
13: library vga;
14: use vga.pkg vga.all;
16: library util;
17: use util.pkg_util.all;
19:
20: entity cpt_vga_fixed is
 21:
22:
             generic (
 23:
                       SMALL_FRAME : string := "FALSE"
 24:
              );
 25:
 26:
                        port (
 27:
                                 i_clk : in std_logic;
 28:
                                 i_enable : in std_logic;
                                 i_mport_mosi : in typ_mctl_mport_mosi;
 29:
 30:
                                 o_mport_miso : out typ_mctl_mport_miso;
 31:
                                 o_vga_mosi : out typ_vga_mosi
 32:
 33:
 34: end cpt_vga_fixed;
35:
36:
37: architecture behavioral of cpt vga fixed is
 38:
39:
              function f(v1:integer; v2:integer) return integer is
40:
                        begin
                        if (SMALL_FRAME = "FALSE") then
 41:
 42:
                         return v1;
                        else
 43:
                         return v2;
 45:
                        end if;
        end function;
 46:
 47:
 48:
 49:
 50:
              -- Characteristic timing constants
 51:
 52:
 53:
              constant H_SUBFRAME_WIDTH : integer := 640;
constant V_SUBFRAME_WIDTH : integer := 480;
 54:
 56:
              constant H_ACTIVE_WIDTH : integer := f(1280, 12);
              constant H_FRONTPORCH_WIDTH : integer := f(48, 2);
constant H_SYNC_WIDTH : integer := f(112, 1);
 57:
 58:
 59:
              constant H_BACKPORCH_WIDTH : integer := f(248, 2);
 60:
              constant V_ACTIVE_WIDTH : integer := f(1024, 12);
 62:
              constant V_FRONTPORCH_WIDTH : integer := f(1, 1);
constant V_SYNC_WIDTH : integer := f(3, 1);
 63:
              constant V_BACKPORCH_WIDTH : integer := f(38, 2);
 65:
 66:
 67:
 68:
              -- Derived timing constants (do not modify without reason)
 69:
 70:
              constant H_ACTIVE_FIRST : integer := 0;
constant H_ACTIVE_LAST : integer := H_ACTIVE_FIRST + H_ACTIVE_WIDTH - 1;
 71:
 72:
 73:
              constant H_SUBFRAME_FIRST : integer := 0;
constant H_SUBFRAME_LAST : integer := H_SUBFRAME_FIRST + H_SUBFRAME_WIDTH - 1;
 74:
 75:
 76:
              constant H_FRONTPORCH_FIRST : integer := H_ACTIVE_LAST + 1;
constant H_FRONTPORCH_LAST : integer := H_FRONTPORCH_FIRST + H_FRONTPORCH_WIDTH - 1;
 77:
 78:
 79:
              constant H SYNC FIRST : integer := H FRONTPORCH LAST + 1;
 80:
              constant H_SYNC_LAST : integer := H_SYNC_FIRST + H_SYNC_WIDTH - 1;
82:
              constant H_BACKPORCH_FIRST : integer := H_SYNC_LAST + 1;
 83:
              constant H_BACKPORCH_LAST : integer := H_BACKPORCH_FIRST + H_BACKPORCH_WIDTH - 1;
85:
              constant H BLANK FIRST : integer := H FRONTPORCH FIRST;
 86:
 87:
              constant H_BLANK_LAST : integer := H_BACKPORCH_LAST;
88:
              constant H_FRAME_FIRST : integer := H_ACTIVE_FIRST;
 89:
 90:
              constant H_FRAME_LAST : integer := H_BACKPORCH_LAST;
91:
              constant V_ACTIVE_FIRST : integer := 0;
 92:
 93:
              constant V_ACTIVE_LAST : integer := V_ACTIVE_FIRST + V_ACTIVE_WIDTH - 1;
 94:
 95:
              constant V_SUBFRAME_FIRST : integer := 0;
 96:
              constant V_SUBFRAME_LAST : integer := V_SUBFRAME_FIRST + V_SUBFRAME_WIDTH - 1;
97:
 98:
              constant V_FRONTPORCH_FIRST : integer := V_ACTIVE_LAST + 1;
99:
              constant V_FRONTPORCH_LAST : integer := V_FRONTPORCH_FIRST + V_FRONTPORCH_WIDTH - 1;
100:
```

```
Tue Jul 14 19:24:40 2015
./vga/cpt_vga_fixed.vhd
  101:
                 constant V_SYNC_FIRST : integer := V_FRONTPORCH_LAST + 1;
  102:
                 constant V_SYNC_LAST : integer := V_SYNC_FIRST + V_SYNC_WIDTH - 1;
  103:
  104:
                 constant V_BACKPORCH_FIRST : integer := V_SYNC_LAST + 1;
                 \textbf{constant} \  \, \texttt{V\_BACKPORCH\_LAST} \  \, \texttt{integer} \  \, \texttt{:=} \  \, \texttt{V\_BACKPORCH\_FIRST} \  \, \texttt{+} \  \, \texttt{V\_BACKPORCH\_WIDTH} \  \, \texttt{-} \  \, \texttt{1};
  105:
  106:
  107:
                 constant V_BLANK_FIRST : integer := V_FRONTPORCH_FIRST;
                 constant V_BLANK_LAST : integer := V_BACKPORCH_LAST;
  108:
                 constant V_FRAME_FIRST : integer := V_ACTIVE_FIRST;
constant V_FRAME_LAST : integer := V_BACKPORCH_LAST;
  110:
  111:
  113:
                 -- Video timing generation signal h_count : integer := 0;
  114:
  116:
                 signal h_active : std_logic := '1';
                 signal h_subframe_active : std_logic := '1';
  117:
                 signal h_sync : std_logic := '0';
  119:
  120:
  121:
  122:
  123:
  124:
                 constant LINE_BURST_LENGTH : integer := 8;
  125:
  126:
  127:
                 signal h_fetch_count : integer;
  128:
  129:
  130:
                 signal v counter enable : std logic := '1';
  131:
                 signal v_count : integer := 0;
signal v_active : std_logic := '1';
  132:
  133:
                 signal v_subframe_active : std_logic := '1';
  134:
                 signal v_sync : std_logic := '0';
  135:
  136:
                 signal frame counter enable : std logic := '1';
  137:
                 signal frame_count : integer := 0;
signal frame_active : std_logic := '1';
  138:
  139:
  140:
                 signal reset : std_logic := '0';
  141:
  142:
  143:
                 signal addr_latch : std_logic_vector(25 downto 0) := (others => '0');
  145:
  146:
                 signal cmd_empty_d1 : std_logic;
  147:
  148:
  149:
                 signal red : integer := 0;
                 signal green : integer := 0;
signal blue : integer := 0;
  150:
  151:
  152:
  153:
  154:
                 signal red vector : std logic vector(15 downto 0) := (others => '0');
                 signal green_vector : std_logic_vector(15 downto 0) := (others => '0');
  156:
                 signal blue_vector : std_logic_vector(15 downto 0) := (others => '0');
  157:
  158:
  159:
                 signal frame_vector : std_logic_vector(15 downto 0) := (others => '0');
  160:
  161: begin
  162:
  163:
                 reset <= not i_enable;
  165:
  166:
  167: --
                 red_vector <= std_logic_vector(to_unsigned(4*frame_count - 3*h_count - 5*v_count, 16));</pre>
                 green_vector <= std_logic_vector(to_unsigned(5*h_count + 2*v_count + 10*frame_count, 16));
blue_vector <= std_logic_vector(to_unsigned(3*v_count - 2*h_count + 6*frame_count, 16));</pre>
  168: --
  169: --
  170:
  171:
  172:
                frame_vector <= std_logic_vector(to_unsigned(frame_count, 16));</pre>
  173:
  174: --
                 red <= to integer(unsigned(red vector(12 downto 9)));
                 green <= to_integer(unsigned(green_vector(12 downto 9)));</pre>
  176: --
                 blue <= to_integer(unsigned(blue_vector(12 downto 9)));</pre>
  177:
  178:
  179: --
                 red <= to_integer(unsigned(red_vector(12 downto 9)));</pre>
                 green <= to_integer(unsigned(green_vector(12 downto 9)));</pre>
  180: --
                 blue <= to_integer(unsigned(blue_vector(12 downto 9)));
  182:
                 o mport miso.wr.clk <= i clk;
  183:
                 o_mport_miso.wr.en <= '0';
  184:
  185:
  186:
  187:
                 o_mport_miso.cmd.clk <= i_clk;
  188:
                 process(i clk)
  189:
  190:
                 begin
  191:
                          if ( rising_edge(i_clk) ) then
                                   cmd_empty_d1 <= i_mport_mosi.cmd.empty;</pre>
  192:
                          end if;
  193:
  194:
                 end process;
  195:
  196:
                 process(i_clk)
  197:
                 begin
  198:
                          if ( rising_edge(i_clk) ) then
                                    {f if} ( frame_counter_enable = '1' ) then
  199:
  200:
                                             addr latch <= (others => '0');
```

```
Tue Jul 14 19:24:40 2015
./vga/cpt_vga_fixed.vhd
                                                                                                     3
  201:
                                    elsif ( h_sync = '1' ) then
  202:
                                             h fetch count <= 0;
  203:
                                    elsif ( i_mport_mosi.cmd.empty = '1' and cmd_empty_dl = '1' and h_fetch_count < H_ACTIVE_WIDTH ) then -- and h_active = '1' )
 then
204: --elsif ( i_mport_mosi.cmd.empty = '1' and cmd_empty_d1 = '1' and h_fetch_count < H_ACTIVE_WIDTH and to_integer(unsigned(i_m port_mosi.rd.count)) < (2*LINE_BURST_LENGTH) and h_active = '1' ) then

205: o_mport_miso.cmd.en <= '1';
  206:
                                             o_mport_miso.cmd.instr <= "011";
                                              --o_mport_miso.cmd.bl <= "001111";
  207:
                                             o_mport_miso.cmd.bl <= std_logic_vector(to_unsigned((LINE_BURST_LENGTH-1), 6));
o_mport_miso.cmd.byte_addr <= "0000" & addr_latch(25 downto 0);</pre>
  208:
  209:
                                             addr_latch <= std_logic_vector(to_unsigned(LINE_BURST_LENGTH*4+to_integer(unsigned(addr_latch)),26));
  210:
  211:
                                             h_fetch_count <= LINE_BURST_LENGTH + h_fetch_count;</pre>
  212:
                                    else
                                             o_mport_miso.cmd.en <= '0';
  214:
                                    end if;
  215:
                           end if;
                 end process;
  217:
  218:
  220:
  221:
                 o mport miso.rd.clk <= i clk;
  222:
  223:
                 process(i clk)
  224:
                 begin
  225:
                           \textbf{if} \ ( \ \texttt{rising\_edge(i\_clk)} \ ) \ \textbf{then}
                                    --if ( h_subframe_active = '1' and v_subframe_active = '1' ) then
  226:
                                    if ( h_active = '1' and v_active = '1' ) then
  227:
  228:
  229:
                                             o mport miso.rd.en <= '1';
  230:
  231:
                                             o_vga_mosi.red <= i_mport_mosi.rd.data(15 downto 12);</pre>
                                             o vga mosi.green <= i mport mosi.rd.data(10 downto 7);
  232:
                                             o_vga_mosi.blue <= i_mport_mosi.rd.data(4 downto 1);
  233:
  234:
  235:
  236: --
                                             o_vga_mosi.red <= std_logic_vector(to_unsigned(red,4));</pre>
  237: --
                                             o_vga_mosi.green <= std_logic_vector(to_unsigned(green,4));</pre>
                                             o_vga_mosi.blue <= std_logic_vector(to_unsigned(blue,4));
  238: --
  239:
  240:
                                    else
  241:
                                             o_mport_miso.rd.en <= '0';
  242:
  243:
  244:
                                             o_vga_mosi.red <= (others => '0');
                                             o_vga_mosi.green <= (others => '0');
o_vga_mosi.blue <= (others => '0');
  245:
  246:
  247:
                                    end if;
  248:
                           end if;
  249:
                 end process;
  250:
  251:
  252:
                 process(i_clk)
  253:
                 begin
  254:
                           if ( rising_edge(i_clk) ) then
  255:
                                    o vga mosi.hsync <= h sync;
                                    o_vga_mosi.vsync <= v_sync;
                          end if:
  257:
  258:
                 end process;
  259:
  260:
  261:
                 h_counter : cpt_upcounter
                 263:
  264:
  265:
                 port map (
    i_clk => i_clk,
  266:
  267:
  268:
                           i_enable => '1'
                           i lowest => H FRAME FIRST.
  269:
  270:
                           i_highest => H_FRAME_LAST,
  271:
                           i_increment => 1,
  272:
                           i clear => reset,
  273:
                           i_preset => '0',
  274:
                           o_count => h_count,
                           o_carry => open
  275:
  276:
  277:
  278:
                 process(i clk)
  279:
                 begin
  280:
                           \textbf{if} \ ( \ \texttt{rising\_edge(i\_clk)} \ ) \ \textbf{then}
                                    if ( reset = '0' and h_count >= H_ACTIVE_FIRST and h_count <= H_ACTIVE_LAST ) then
    h_active <= '1';</pre>
  281:
  282:
  283:
                                            h_active <= '0';
  284:
                                    end if;
  285:
  286:
                           end if:
  287:
                 end process;
  288:
  289:
                 process(i clk)
  290:
                 begin
                           if ( rising_edge(i_clk) ) then
    if ( reset = '0' and h_count >= H_SUBFRAME_FIRST and h_count <= H_SUBFRAME_LAST ) then</pre>
  291:
  292:
                                             h_subframe_active <= '1';
  293:
  294:
  295:
                                             h_subframe_active <= '0';
                                    end if;
  296:
                          end if:
  297:
```

end process;

```
./vga/cpt_vga_fixed.vhd
 299:
  300:
                process(i_clk)
  301:
                begin
                        if ( rising_edge(i_clk) ) then
    if ( reset = '0' and h_count >= H_SYNC_FIRST and h_count <= H_SYNC_LAST ) then
        h_sync <= '1';</pre>
  302:
  303:
  304:
  305:
                                 h_sync <= '0';
end if;
  306:
  307:
                         end if;
  308:
  309:
                end process;
  310:
  311:
  312:
  314:
                process(i_clk)
  315:
                begin
                         if ( rising_edge(i_clk) ) then
                                  if ( h_count = H_FRAME_LAST ) then
  317:
                                          v_counter_enable <= '1';
  318:
  319:
                                          v_counter_enable <= '0';
  320:
                                  end if;
  321:
  322:
                         end if;
  323:
                end process;
  324:
  325:
                v_counter : cpt_upcounter
  326:
                generic map (
  327:
                        INIT => 0
  328:
  329:
                port map (
                         i_clk => i_clk,
  330:
                         i_enable => v_counter_enable,
i_lowest => V_FRAME_FIRST,
  331:
  332:
  333:
                         i_highest => V_FRAME_LAST,
  334:
                         i_increment => 1,
                         i clear => reset.
  335:
  336:
                         i_preset => '0',
  337:
                         o_count => v_count,
o_carry => open
  338:
  339:
  340:
                process(i_clk)
  341:
  342:
                begin
                          \begin{tabular}{ll} \bf if (rising\_edge(i\_clk) ) then \\ \bf if (reset = '0' and v\_count >= V\_ACTIVE\_FIRST and v\_count <= V\_ACTIVE\_LAST ) then \\ \end{tabular} 
  343:
  344:
  345:
                                          v_active <= '1';
  346:
                                  else
  347:
                                          v_active <= '0';
                                  end if;
  348:
                         end if;
  349:
  350:
                end process;
  351:
  352:
                process(i_clk)
  353:
                begin
                         354:
  355:
  356:
                                           v_subframe_active <= '1';
  357:
                                           v_subframe_active <= '0';
  358:
                                  end if;
  359:
                         end if:
  360:
  361:
                end process;
  362:
  363:
                process(i_clk)
  364:
                begin
  365:
                         \textbf{if} \ ( \ \texttt{rising\_edge(i\_clk)} \ ) \ \textbf{then}
                                  if ( reset = '0' and v_count >= V_SYNC_FIRST and v_count <= V_SYNC_LAST ) then
    v_sync <= '1';</pre>
  366:
  367:
  368:
                                 v_sync <= '0';
end if;</pre>
  369:
  370:
  371:
                         end if;
  372:
                end process;
  373:
  374:
                process(i_clk)
  375:
                begin
  376:
                         if ( rising_edge(i_clk) ) then
  377:
                                  if ( h_count = H_FRAME_LAST and v_count = V_FRAME_LAST ) then
  378:
                                           frame counter enable <= '1';
  379:
  380:
                                           frame_counter_enable <= '0';</pre>
                                  end if;
  381:
  382:
                         end if;
  383:
                end process;
  384:
  385:
                frame_counter : cpt_upcounter
  386:
                generic map (
                        INIT => 0
  387:
  388:
  389:
                port map (
  390:
                         i_clk => i_clk,
  391:
                         i_enable => frame_counter_enable,
                         i lowest => 0,
  392:
                         i_highest => 2**30-1,
  393:
  394:
                         i_increment => 1,
  395:
                         i clear => reset.
  396:
                         i_preset => '0',
  397:
                         o_count => frame_count,
                         o_carry => open
  398:
```

Tue Jul 14 19:24:40 2015

4

```
Tue Jul 21 20:04:07 2015
./vga/cpt_vga_test.vhd
                                                                                        1
   2: library ieee;
    3: use ieee.std_logic_1164.all;
   4: use ieee.numeric_std.all;
   7: library vga;
   8: use vga.pkg_vga.all;
  10: library util;
  11: use util.pkg_util.all;
  13:
  14: entity cpt_vga_test is
                       generic (
  16:
                               SMALL FRAME : string := "FALSE"
  17:
                       );
   19:
   20:
                       port (
   21:
                               i_clk : in std_logic;
   22:
                               i_enable : in std_logic;
   23:
                               i_vga_test_mode : in std_logic;
   24:
                               o_vga_mosi : out typ_vga_mosi
  25:
                       );
   26:
   27: end cpt_vga_test;
  28:
  29:
   30: architecture behavioral of cpt_vga_test is
  31:
  32:
               function f(v1:integer; v2:integer) return integer is
   33:
                       if (SMALL_FRAME = "FALSE") then
   34:
   35:
                         return v1;
   36:
                       else
                        return v2;
   37:
   38:
                       end if;
   39:
         end function;
   40:
   41:
   42:
               -- Characteristic timing constants
   43:
   45:
   46:
              constant H_ACTIVE_WIDTH : integer := f(1280, 12);
   47:
              constant H_FRONTPORCH_WIDTH : integer := f(48, 2);
              constant H_SYNC_WIDTH : integer := f(112, 1);
constant H_BACKPORCH_WIDTH : integer := f(248, 2);
   48:
   49:
   50:
              constant V ACTIVE WIDTH : integer := f(1024, 12);
   51:
              constant V_FRONTPORCH_WIDTH : integer := f(1, 1);
   53:
               constant V_SYNC_WIDTH : integer := f(3, 1);
   54:
              constant V_BACKPORCH_WIDTH : integer := f(38, 2);
   56:
   57:
               -- Derived timing constants (do not modify without reason)
   59:
   60:
               constant H_ACTIVE_FIRST : integer := 0;
   62:
               constant H_ACTIVE_LAST : integer := H_ACTIVE_FIRST + H_ACTIVE_WIDTH - 1;
   63:
               constant H_FRONTPORCH_FIRST : integer := H_ACTIVE_LAST + 1;
   65:
               constant H_FRONTPORCH_LAST : integer := H_FRONTPORCH_FIRST + H_FRONTPORCH_WIDTH - 1;
   66:
   67:
               constant H_SYNC_FIRST : integer := H_FRONTPORCH_LAST + 1;
   68:
               constant H_SYNC_LAST : integer := H_SYNC_FIRST + H_SYNC_WIDTH - 1;
   69:
   70:
               constant H_BACKPORCH_FIRST : integer := H_SYNC_LAST + 1;
   71:
               constant H_BACKPORCH_LAST : integer := H_BACKPORCH_FIRST + H_BACKPORCH_WIDTH - 1;
   72:
   73:
               constant H_BLANK_FIRST : integer := H_FRONTPORCH_FIRST;
   74:
               constant H_BLANK_LAST : integer := H_BACKPORCH_LAST;
   75:
   76:
               constant H_FRAME_FIRST : integer := H_ACTIVE_FIRST;
   77:
              constant H_FRAME_LAST : integer := H_BACKPORCH_LAST;
   78:
   79:
               constant V_ACTIVE_FIRST : integer := 0;
              constant V_ACTIVE_LAST : integer := V_ACTIVE_FIRST + V_ACTIVE_WIDTH - 1;
   80:
               constant V_FRONTPORCH_FIRST : integer := V_ACTIVE_LAST + 1;
  82:
              constant V_FRONTPORCH_LAST : integer := V_FRONTPORCH_FIRST + V_FRONTPORCH_WIDTH - 1;
   83:
               constant V_SYNC_FIRST : integer := V_FRONTPORCH_LAST + 1;
  85:
              constant V_SYNC_LAST : integer := V_SYNC_FIRST + V_SYNC_WIDTH - 1;
   86:
   87:
               constant V BACKPORCH FIRST : integer := V SYNC LAST + 1;
  88:
              constant V_BACKPORCH_LAST : integer := V_BACKPORCH_FIRST + V_BACKPORCH_WIDTH - 1;
   89:
   90:
  91:
               constant V BLANK FIRST : integer := V FRONTPORCH FIRST;
              constant V_BLANK_LAST : integer := V_BACKPORCH_LAST;
   92:
   93:
               constant V FRAME FIRST : integer := V ACTIVE FIRST;
   94:
              constant V_FRAME_LAST : integer := V_BACKPORCH_LAST;
   95:
   96:
  97:
   98:
                - Video timing generation
  99:
               signal h_count : integer := 0;
```

signal h\_active : std\_logic := '1';

```
./vga/cpt_vga_test.vhd
  101:
                   signal h_sync : std_logic := '0';
  102:
                   signal v_counter_enable : std_logic := '1';
  103:
  104:
                   signal v_count : integer := 0;
                   signal v_active : std_logic := '1';
signal v_sync : std_logic := '0';
  105:
  106:
  107:
                   signal frame_counter_enable : std_logic := '1';
  108:
                   signal frame_count : integer := 0;
signal frame_active : std_logic := '1';
  110:
  111:
                   signal reset : std_logic := '0';
  113:
  114:
                   signal red : integer := 0;
  116:
                   signal green : integer := 0;
signal blue : integer := 0;
  117:
  119:
                   signal red_vector : std_logic_vector(15 downto 0) := (others => '0');
  120:
                   signal green_vector : std_logic_vector(15 downto 0) := (others => '0');
signal blue_vector : std_logic_vector(15 downto 0) := (others => '0');
  121:
  122:
  123:
  124:
  125:
                   signal frame vector : std logic vector(15 downto 0) := (others => '0');
  126:
  127: begin
  128:
  129:
                   reset <= not i enable;
  130:
  131:
                   red_vector <= std_logic_vector(to_unsigned(4*frame_count - 3*h_count - 5*v_count, 16));
green_vector <= std_logic_vector(to_unsigned(5*h_count + 2*v_count + 10*frame_count, 16));
blue_vector <= std_logic_vector(to_unsigned(3*v_count - 2*h_count + 6*frame_count, 16));</pre>
  132:
  133:
  134:
  135:
  136:
                   frame vector <= std logic vector(to unsigned(frame count, 16));
  137:
  138:
  139:
                   red <= to_integer(unsigned(red_vector(12 downto 9)));
  140:
                   green <= to integer(unsigned(green vector(12 downto 9)));
                   blue <= to_integer(unsigned(blue_vector(12 downto 9)));</pre>
  141:
  142:
  143:
                   process(i_clk)
  144:
                   begin
                             if ( rising_edge(i_clk) ) then
   if ( h_active = '1' and v_active = '1' ) then
  145:
  146:
                                                  147:
  148:
                                                                       o_vga_mosi.red <= (others => '0');
  149:
                                                                       o_vga_mosi.green <= (others => '0');
o_vga_mosi.blue <= (others => '0');
  150:
  151:
  152:
                                                             else
  153:
                                                                       o_vga_mosi.red <= (others => '1');
o_vga_mosi.green <= (others => '1');
  154:
                                                                       o_vga_mosi.blue <= (others => '1');
  156:
                                                             end if;
  157:
                                                  else
  158:
                                                             o_vga_mosi.red <= std_logic_vector(to_unsigned(red,4));</pre>
                                                             o_vga_mosi.green <= std_logic_vector(to_unsigned(green,4));
o_vga_mosi.blue <= std_logic_vector(to_unsigned(blue,4));</pre>
  159:
  160:
  162:
                                        else
                                                  o vga mosi.red <= (others => '0');
  163:
                                                  o_vga_mosi.green <= (others => '0');
o_vga_mosi.blue <= (others => '0');
  164:
  165:
                                       end if;
  166:
  167:
                             end if;
  168:
                   end process;
  169:
  170:
                   process(i_clk)
  171:
  172:
                   begin
  173:
                             if ( rising_edge(i_clk) ) then
                                        o_vga_mosi.hsync <= h_sync;
o_vga_mosi.vsync <= v_sync;</pre>
  174:
  175:
  176:
                             end if;
  177:
                   end process;
  178:
  179:
  180:
                   h_counter : cpt_upcounter
  181:
  182:
                   generic map (
                             INIT => 0
  183:
  184:
  185:
                   port map (
                             i clk => i clk,
  186:
                             i_enable => '1',
i lowest => H FRAME FIRST.
  187:
  188:
                             i_highest => H_FRAME_LAST,
  189:
  190:
                              i_increment => 1,
  191:
                             i clear => reset.
                             i_preset => '0',
  192:
  193:
                             o_count => h_count,
  194:
                             o_carry => open
  195:
  196:
  197:
                   process(i clk)
  198:
                   begin
                             if ( rising_edge(i_clk) ) then
    if ( reset = '0' and h_count >= H_ACTIVE_FIRST and h_count <= H_ACTIVE_LAST ) then</pre>
  199:
  200:
```

Tue Jul 21 20:04:07 2015

2

```
Tue Jul 21 20:04:07 2015
                                                                                         3
./vga/cpt_vga_test.vhd
 201:
                                      h_active <= '1';
 202:
                               else
 203:
                                       h_active <= '0';
 204:
                               end if;
                       end if;
 205:
 206:
               end process;
 207:
 208:
               process(i_clk)
 209:
               begin
                       210:
 211:
                               h_sync <= '0';
end if;
 213:
 214:
 216:
                       end if:
 217:
               end process;
 219:
 220:
 221:
               process(i_clk)
 222:
 223:
               begin
 224:
                       if ( rising_edge(i_clk) ) then
                               if ( h_count = H_FRAME_LAST ) then
 225:
                                       v_counter_enable <= '1';
 226:
 227:
                                       v_counter_enable <= '0';
 228:
                               end if;
 229:
                       end if;
 230:
 231:
               end process;
 232:
 233:
               v_counter : cpt_upcounter
 234:
               generic map (
 235:
                      INIT => 0
 236:
 237:
               port map (
 238:
                       i_clk => i_clk,
 239:
                       i_enable => v_counter_enable,
i_lowest => V_FRAME_FIRST,
 240:
 241:
                       i_highest => V_FRAME_LAST,
                       i_increment => 1,
i_clear => reset,
 242:
 243:
 244:
                       i_preset => '0',
 245:
                       o count => v count,
                       o_carry => open
 246:
 247:
 248:
 249:
               process(i_clk)
 250:
               begin
                       251:
 252:
 253:
                                       v_active <= '1';
 254:
                               else
                                       v_active <= '0';
                               end if;
 256:
                       end if;
 257:
 258:
               end process;
 259:
 260:
               process(i clk)
 261:
               begin
 262:
                        \label{eq:count}  \mbox{if ( rising_edge(i_clk) ) then }  \mbox{if ( reset = '0' and v_count >= V_SYNC_FIRST and v_count <= V_SYNC_LAST ) then } 
 263:
 264:
                                        v_sync <= '1';
 265:
                               else
 266:
                                       v_sync <= '0';
 267:
                               end if;
                       end if;
 268:
 269:
               end process
 270:
 271:
               process(i_clk)
 272:
               begin
 273:
                       if ( rising_edge(i_clk) ) then
                               if ( h_count = H_FRAME_LAST and v_count = V_FRAME_LAST ) then
    frame_counter_enable <= '1';</pre>
 274:
 275:
 276:
 277:
                                       frame_counter_enable <= '0';</pre>
 278:
                               end if;
 279:
                       end if;
 280:
               end process;
 281:
 282:
               frame_counter : cpt_upcounter
 283:
               generic map (
 284:
 285:
 286:
               port map (
 287:
                       i_clk => i_clk,
 288:
                       i_enable => frame_counter_enable,
                       i_lowest => 0,
 289:
 290:
                       i_highest => 2**30-1,
 291:
                       i_increment => 1,
                       i_clear => reset,
 292:
 293:
                       i_preset => '0',
 294:
                       o_count => frame_count,
                       o_carry => open
 295:
 296:
              );
 297:
 298:
               process(i clk)
 299:
                       \textbf{if} \ ( \ \texttt{rising\_edge(i\_clk)} \ ) \ \textbf{then}
 300:
```

```
2: -- VGA package
 4:
5: library ieee;
 6: use ieee.std_logic_1164.all;
8: library mot1;
 9: use mctl.pkg_mctl.all;
10:
11: package pkg_vga is
13:
             -- SXGA 1280x1024 @ 60Hz
             -- http://tinyvga.com/vga-timing/1280x1024@60Hz
14:
             constant MAX_LINES : integer := 1024;
16:
             constant H FP : integer := 48;
                                                        -- Horizontal front porch
17:
             constant H_PULSE : integer := 112;
                                                        -- Horizontal sync pulse
             constant H_BP : integer := 248;
constant V_FP : integer := 1;
                                                        -- Horizontal back porch
19:
                                                        -- Vertical front porch
20:
21:
             constant V_PULSE : integer := 3;
                                                        -- Vertical sync pulse
             constant V_BP : integer := 38;
22:
                                                        -- Vertical back porch
23:
24:
25:
             type typ_vga_mosi is record
                     red : std_logic_vector(3 downto 0);
26:
27:
                      green : std_logic_vector(3 downto 0);
28:
                     blue : std_logic_vector(3 downto 0);
                     hsync : std_logic;
29:
30:
                     vsync : std_logic;
             end record;
31:
32:
             constant init_vga_mosi : typ_vga_mosi := (
    red => (others => '0'),
    green => (others => '0'),
33:
34:
35:
36:
                     blue => (others => '0'),
                     hsync => '0',
vsync => '0'
37:
38:
39:
            );
40:
41:
42:
             {\tt component} \ {\tt cpt\_vga} \ {\tt is}
43:
                     port (
                              i_clk : in std_logic;
                              i_enable : in std_logic;
i_linebuf_data : in std_logic_vector(15 downto 0);
45:
46:
                                                                                            -- Input RGB data
47:
                              o_line_start : out std_logic: -- Beginning of line indicator flag
48:
                              o pixel number : out integer range -2048 to 2047;
                              o_line_number : out integer range -1024 to 1023;
49:
50:
                              o_frame_number : out integer range 0 to 3;
                              o_vga_mosi : out typ_vga_mosi := init_vga_mosi -- Output RGB data, hsync, vsync
51:
53:
             end component;
54:
             component cpt_linebuf is
56:
                    port (
                               i_enable : in std_logic;
57:
                               i_clk : in std_logic;
59:
                              i frame addr0 : in std logic vector (28 downto 0);
60:
                               i_frame_addr1 : in std_logic_vector (28 downto 0);
62:
                              i_frame_addr2 : in std_logic_vector (28 downto 0);
i_frame_addr3 : in std_logic_vector (28 downto 0);
63:
                               i_frame_number : in integer := 0;
65:
                              i_line_start : in std_logic;
66:
67:
                               i_mid_line_offset : in integer range -(2**24) to (2**24)-1 := 0;
68:
                              i\_line\_number : in integer range -1024 to 1023 := 0;
69:
70:
                              i_burst_length : in std_logic_vector (5 downto 0);
71:
                              i_pixel_number : in integer range -2048 to 2047;
72:
73:
                              i_mport_mosi : in typ_mctl_mport_mosi;
                              o_mport_miso : out typ_mctl_mport_miso;
74:
75:
76:
                              o_linebuf_data : out std_logic_vector (15 downto 0)
77:
                     );
78:
             end component;
79:
80:
             component cpt_vga_test is
82:
                     port (
                              i clk : in std logic;
83:
                              i_enable : in std_logic;
85:
                              i_vga_test_mode : in std_logic;
                              o_vga_mosi : out typ_vga_mosi
86:
87:
                     );
88:
             end component;
89:
90:
             component cpt_vga_fixed is
91:
                     generic (
                              SMALL_FRAME : string := "FALSE"
92:
93:
                     );
94:
                     port (
95:
                              i_clk : in std_logic;
                              i_enable : in std_logic;
i_mport_mosi : in typ_mctl_mport_mosi;
o_mport_miso : out typ_mctl_mport_miso;
96:
97:
98:
99:
                              o_vga_mosi : out typ_vga_mosi
                     );
```

Sat Jul 18 22:26:40 2015

./vga/pkg\_vga.vhd

101: end component; 102: 103: end pkg\_vga; 104: 105: package body pkg\_vga is 106: 107: end pkg\_vga;

```
2: library ieee;
  3: use ieee.std_logic_1164.all;
  4:
  5:
  6: use ieee.numeric_std.all;
  8: library vga;
  9: use vga.pkg_vga.all;
 10:
 11: entity test linebuf is
 12: end test_linebuf;
 13:
 14: architecture Behavioral of test linebuf is
 16:
                signal clk : std_logic;
                signal enable: std_logic;

signal linebuf_data: std_logic_vector(15 downto 0);

signal line_start: std_logic;

signal pixel_number: integer range -2048 to 2047;

signal line_number: integer range -1024 to 1023;

signal frame_number: integer range 0 to 3;
 17:
 19:
 20:
 21:
 22:
 23:
                signal vga_mosi : typ_vga_mosi;
 24:
 25:
 26:
 27:
                 {\tt component} \ {\tt cpt\_linebuf} \ {\tt is}
 28:
                            port (
                                     signal enable : std_logic;
 29:
 30:
                                     signal clk : std_logic;
 31:
 32:
                                     signal frame_addr0 : std_logic_vector (25 downto 0);
                                     signal frame_addr1 : std_logic_vector (25 downto 0);
signal frame_addr2 : std_logic_vector (25 downto 0);
 33:
 34:
                                     signal frame_addr3 : std_logic_vector (25 downto 0);
 35:
 36:
                                     signal frame_number : integer := 0;
 37:
 38:
                                     signal line_start : std_logic;
                                     signal mid_line_offset : integer range -(2**24) to ((2**24)-1) := 0;
signal line_number : integer range -1024 to 1023 := 0;
 39:
 40:
 41:
                                     signal burst_length : std_logic_vector (5 downto 0);
signal pixel_number : std_logic_vector (11 downto 0);
 42:
 43:
                                     signal mport_mosi : typ_mctl_mport_mosi;
 45:
 46:
                                     signal mport_miso : typ_mctl_mport_miso;
 47:
                                     signal linebuf_data : std_logic_vector (15 downto 0)
 48:
 49:
                          );
 50:
                end component;
 51:
 52:
 53:
 54:
 56: i_enable => enable,
 57:
                           i clk => clk,
                           i_frame_addr0 => frame_addr0,
i_frame_addr1 => frame_addr1,
 59:
 60:
                           i_frame_addr2 => frame_addr2,
                          i_frame_addr3 => frame_addr3,
i_frame_number => frame_number,
 62:
 63:
                          i_line_start => line_start,
i_mid_line_offset => mid_line_offset,
 65:
 66:
 67:
                           i_line_number => line_number,
 68:
 69:
                           i_burst_length => burst_length,
 70:
                           i_pixel_number => pixel_number,
 71:
 72:
                           i_mport_mosi => mport_mosi,
 73:
                           o_mport_miso mport_miso,
 74:
 75:
                           o_linebuf_data => linebuf_data,
 76:
 77:
 78:
 79:
 80: begin
 81:
                 process
 82:
 83:
                begin
 84:
                           enable <= '1';
 85:
                           wait for 1 us;
                           enable <= '0';
 86:
 87:
                           wait for 1 us;
 88:
                           enable <= '1';
 89:
                           wait;
 90:
                end process;
 91:
 92:
                 process
 93:
                          clk <= '0';
 94:
 95:
                           wait for 4.63 ns;
 96:
                           clk <= '1';
 97:
                           wait for 4.63 ns;
 98:
                end process;
 99:
100:
```

```
101:
                       linebuf : cpt_linebuf
port map(
    i_enable => enable,
    i_clk => clk,
102:
103:
104:
105:
106:
                                      i_frame_addr0 => frame_addr0,
i_frame_addr1 => frame_addr1,
i_frame_addr2 => frame_addr2,
i_frame_addr3 => frame_addr3,
i_frame_number => frame_number,
107:
108:
109:
110:
111:
                                       i_line_start => line_start,
i_mid_line_offset => mid_line_offset,
i_line_number => line_number,
113:
114:
116:
117:
                                        i_burst_length => burst_length,
i_pixel_number => pixel_number,
119:
120:
                                        i_mport_mosi => mport_mosi,
o_mport_miso mport_miso,
121:
122:
123:
                                        o_linebuf_data => linebuf_data,
124:
                        );
125:
126: end Behavioral;
127:
```

```
2: library ieee;
  3: use ieee.std_logic_1164.all;
  η.
  5:
  6: use ieee.numeric_std.all;
  8: library mctl;
  9: use mctl.pkg_mctl.all;
 10:
 11: library vga;
 12: use vga.pkg_vga.all;
 13:
 14: entity test_linebuf_to_vga is
 15: end test_linebuf_to_vga;
 16:
 17:
 18: architecture Behavioral of test_linebuf_to_vga is
 19:
                signal enable : std_logic;
 20:
 21:
                signal clk : std_logic;
 22:
 23:
 24:
 25:
                -- mport-linebuf common signals
               signal mport_mosi : typ_mctl_mport_mosi;
signal mport_miso : typ_mctl_mport_miso;
 26:
 27:
 28:
 29:
 30:
                -- linebuf-VGA common signals
 31:
                signal line_start : std_logic := '0';
 32:
 33:
                signal linebuf_data : std_logic_vector(15 downto 0);
                signal pixel_number : integer range -2044 to 2047 := 0; signal line_number : integer range -1024 to 1023 := 0;
 34:
 35:
                signal frame_number : integer range 0 to 3 := 0;
 36:
 37:
 38:
 39:
                -- VGA signals
 40:
               signal vga_mosi : typ_vga_mosi;
 41:
 42:
 43:
                 -- Linebuf signals
                signal frame_addr0 : std_logic_vector (25 downto 0) := x"000000" & "00";
signal frame_addr1 : std_logic_vector (25 downto 0) := x"010000" & "00";
signal frame_addr2 : std_logic_vector (25 downto 0) := x"020000" & "00";
 45:
 46:
                signal frame_addr3 : std_logic_vector (25 downto 0) := x"030000" & "00";
signal mid_line_offset : integer range -(2**24) to ((2**24)-1) := 0;
 47:
 48:
                signal burst_length : std_logic_vector (5 downto 0) := "001111";
 49:
 50:
 51:
 52:
         constant clk_period : time := 9.259 ns;
 53:
 54:
 55: begin
 56:
 57:
                process
 58:
                begin
 59:
                          enable <= '1';
                          wait for 1 us;
 60:
                          enable <= '0';
 62:
                          wait for 1 us;
                          enable <= '1';
 63:
 64:
                          wait;
 65:
                end process;
 66:
 67:
                process
 68:
                begin
                          clk <= '0';
 69:
 70:
                          wait for clk_period/2;
 71:
                          clk <= '1';
 72:
                          wait for clk_period/2;
 73:
                end process;
 74:
 75:
 76:
                mport_mosi.cmd.empty <= '1';</pre>
                mport_mosi.cmd.full <= '0';
 77:
 78:
                mport_mosi.rd.empty <= '1';
mport_mosi.rd.full <= '0';
mport_mosi.rd.count <= (others => '0');
 79:
 80:
 81:
                mport_mosi.rd.overflow <= '0';
mport_mosi.rd.error <= '0';
mport_mosi.rd.data <= (others => '0');
 82:
 83:
 84:
 85:
                mport mosi.wr.empty <= '1';
 86:
 87:
                mport_mosi.wr.full <= '0';
                mport_mosi.wr.count <= (others => '0');
 88:
                mport_mosi.wr.underrun <= '0';</pre>
 89:
 90:
                mport_mosi.wr.error <= '0';
 91:
 92:
 93:
                linebuf : cpt_linebuf
 94:
                 port map(
 95:
                          i_enable => enable,
 96:
                          i_clk => clk,
 97:
 98:
                          i_frame_addr0 => frame_addr0,
                          i_frame_addr1 => frame_addr1,
i_frame_addr2 => frame_addr2,
 99:
100:
```

```
./vga/test_linebuf_to_vga.vhd
                                                                                        Sat Jul 18 20:27:15 2015
                                                                                                                                                                      2
                                      i_frame_addr3 => frame_addr3,
   101:
   102:
                                       i_frame_number => frame_number,
   103:
                                     i_line_start => line_start,
i_mid_line_offset => mid_line_offset,
i_line_number => line_number,
   104:
   105:
   106:
   107:
   108:
                                      i_burst_length => burst_length,
i_pixel_number => pixel_number,
   109:
   110:
                                       i_mport_mosi => mport_mosi,
o_mport_miso => mport_miso,
   111:
   113:
                                       o_linebuf_data => linebuf_data
   114:
                      );
  116:
117:
                        vga : cpt_vga
                       vga : cpt_vga
port map (
    i_clk => clk,
    i_enable => enable,
    i_linebuf_data => linebuf_data, -- Input RGB data
    o_line_start => line_start, -- Beginning of line indicator flag
    o_pixel_number => pixel_number,
    o_line_number => line_number,
    o_frame_number => frame_number,
    o_vga_mosi => vga_mosi -- Output RGB data, hsync, vsync
);
  119:
120:
   121:
   122:
   123:
   124:
   125:
   126:
   127:
                         );
   128:
   129: end Behavioral;
   130:
```

```
2: library ieee;
 3: use ieee.std_logic_1164.all;
 4:
 5:
 6: use ieee.numeric_std.all;
 8: library vga;
 9: use vga.pkg_vga.all;
10:
11: entity test vga is
12: end test_vga;
13:
14: architecture Behavioral of test vga is
16:
                 signal clk : std_logic;
                signal enable: std_logic;

signal linebuf_data: std_logic_vector(15 downto 0);

signal line_start: std_logic;

signal pixel_number: integer range -2048 to 2047;

signal line_number: integer range -1024 to 1023;

signal frame_number: integer range 0 to 3;
17:
18:
19:
20:
21:
22:
23:
                 signal vga_mosi : typ_vga_mosi;
24:
25: begin
26:
27:
                 process
28:
                 begin
                            enable <= '1';
29:
30:
                            wait for 1 us;
enable <= '0';</pre>
31:
                            wait for 1 us;
32:
33:
                            enable <= '1';
34:
                            wait;
35:
                 end process;
36:
37:
                 process
38:
                 begin
                            clk <= '0';
39:
40:
                            wait for 4.63 ns;
41:
                            clk <= '1';
                            wait for 4.63 ns;
42:
43:
                 end process;
45:
46:
                 process(clk)
47:
                 begin
                            if rising edge(clk) then
48:
49:
                                        linebuf_data(15 downto 12) <= std_logic_vector(to_unsigned((pixel_number/256) mod 16, 4));
                                       linebuf_data(10 downto 7) <= std_logic_vector(to_unsigned([pixel_number/16) mod 16, 4));
linebuf_data(4 downto 1) <= std_logic_vector(to_unsigned(pixel_number mod 16, 4));
50:
51:
52:
53:
                 end process;
54:
55:
                 linebuf_data(11) <= '0';
linebuf_data(6) <= '0';
linebuf_data(5) <= '0';</pre>
56:
57:
58:
                 linebuf_data(0) <= '0';
59:
60:
                 vga : cpt_vga
62:
                port map (
    i_clk => clk,
63:
64:
                            i_enable => enable,
                            i_linebuf_data => linebuf_data, -- Input RGB data
o_line_start => line_start, -- Beginning of line indicator flag
o_pixel_number => pixel_number,
65:
66:
67:
                            o_line_number => line_number,
o_frame_number => frame_number,
68:
69:
70:
                            o_vga_mosi => vga_mosi -- Output RGB data, hsync, vsync
71:
72:
73:
74: end Behavioral;
```