

# Comparator with overflow and NMR logic

## Top level

The top level hardware block that performs the comparison is the **CFPU**. It has three bus interfaces that are described in Table 1:

Table 1 - CFPU bus interfaces

Name	Type	Description
<b>csr</b>	Avalon Slave	<ul style="list-style-type: none"><li>Program internal registers of the <b>CFPU</b> through writes</li><li>Provide task success and failure information through reads</li></ul>
<b>fprint</b>	Avalon Slave	<ul style="list-style-type: none"><li>Takes task start and finish strobes and fingerprints from all the secondary cores through writes. No read interface</li></ul>
<b>oflow</b>	Avalon Master	<ul style="list-style-type: none"><li>Sends directory overflow and underflow interrupts to each physical core</li></ul>

The CFPU consists of 5 submodules shown in Figure 1.

- **comparator**
- **comp\_registers**
- **oflow\_registers**
- **fprint\_registers**
- **csr\_registers**




Figure 1 - Block level diagram of the CFPU

## *csr\_registers*

This module controls the **csr** bus interface. It also contains all the programmable registers of the **CFPU**, and relays the information to the other submodules via internal signals.

The description of the **csr** bus signals regarding the registers that can be accessed are listed in Table 2.

Table 2 - Registers in *csr\_registers*

Name	Type	Address	Databits	Description
Core Allocation Table	Write	0x50000D0	writedata(25:24) = Logical ID writedata(19:16) = Task ID writedata(3:0) = Core ID	This is a 16x3 slot SRAM of 4bits in each space. Indexed by Task ID and Logical ID, and the memory content is the core ID
Directory Start Pointer	Write	0x5000040	writedata(25:24) = Logical ID writedata(19:16) = Task ID writedata(9:0) = Pointer data	This is a 16x3 slot SRAM, indexed by Task ID and Logical ID, and the memory content is the directory start pointer.
Directory End Pointer	Write	0x5000080	writedata(25:24) = Logical ID writedata(19:16) = Task ID writedata(9:0) = Pointer data	This is a 16x3 slot SRAM, indexed by Task ID and Logical ID, and the memory content is the directory end pointer.
Max Count Register	Write	0x50000CC	writedata(25:24) = Logical ID writedata(19:16) = Task ID writedata(9:0) = Max Count	This is a 16x3 slot SRAM, indexed by Task ID and Logical ID, and the memory content is the maximum fingerprint count.

NMR register	Write	0x50000D8	writedata(19:16) = Task ID writedata(0) = NMR info	This is a 16 bit register indexed by Task ID. The corresponding bit is set high when TMR is activated for the task
Exception Register	Read/Write	0x50000C0	writedata(:)	This register contains the interrupt bit for task completion/failure. The write is to reset the interrupt
Success Register	Read	0x50000C4	-	16 bit register. If a task completes successfully, the corresponding bit is set high
Fail Register	Read	0x50000C8	-	32 bit register. If a task fails, the corresponding two bits contain the failing Logical ID. Default value is all 1's

This signals between this module and the rest of the modules and their description is listed in Table 3.

Table 3 - Signals from *csr\_registers* to other submodules

Module	Signal and Description
comp_registers	<ul style="list-style-type: none"> <li><i>csr_task_id</i> – the Task ID for which the pointer is being written</li> <li><i>csr_logical_core_id</i> – the Logical ID for which the pointer is being written</li> <li><i>csr_start_pointer_write</i> – a write signal for the start pointer data from <b>csr_registers</b> to <b>comp_registers</b></li> <li><i>csr_end_pointer_write</i> – a write signal for the end pointer data from <b>csr_registers</b> to <b>comp_registers</b></li> <li><i>csr_pointer_data</i> – the start/end pointer data</li> <li><i>comp_pointer_ack</i> – an acknowledge of the write signal from <b>comp_registers</b> to <b>csr_registers</b></li> </ul>

fprint_registers	<ul style="list-style-type: none"> <li>• <i>fprint_task_id</i> – the four bit Task ID which the incoming fingerprint (on the fprint bus) belongs to</li> <li>• <i>fprint_physical_core_id</i> – The four bit core id of the core that is sending the fingerprint</li> <li>• <i>fprint_logical_core_id</i> – the two bit logical core id from the Core Allocation Table corresponding to the above task id and core id</li> <li>• <i>fprint_nmr</i> – one bit wire that is asserted when TMR is active for the Task ID in '<i>fprint_task_id</i>'</li> </ul>
comparator	<ul style="list-style-type: none"> <li>• <i>comparator_status_write</i> – write signal from <b>comparator</b> to indicate task completion or failure</li> <li>• <i>comparator_task</i> – the four bit task id that the comparator is writing the status for</li> <li>• <i>comparator_logical_core_id</i> – the Logical ID of the failing core</li> <li>• <i>comparator_mismatch_detected</i> – this wire is 'high' if a mismatch in fingerprints has been detected</li> <li>• <i>csr_status_ack</i> – pulse sent by <b>csr_registers</b> to acknowledge status write</li> <li>• <i>comparator_nmr</i> – one bit wire that is asserted when TMR is active for the Task ID in '<i>comparator_task_id</i>'</li> </ul>
oflow_registers	<ul style="list-style-type: none"> <li>• <i>oflow_task_id</i> – The four bit Task ID of the overflowing/underflowing task</li> <li>• <i>oflow_logical_core_id</i> – The two bit Logical ID needed to get the corresponding Physical ID</li> <li>• <i>oflow_physical_core_ID</i> – the four bit Physical core id from the Core Allocation Table corresponding to the above Task ID and Logical ID</li> <li>• <i>csr_fprint_maxcount</i> – The maxcount value corresponding to the above Task ID and Logical ID</li> <li>• <i>oflow_nmr</i> – one bit wire that is asserted when TMR is active for the Task ID in '<i>oflow_task_id</i>'</li> </ul>

### *comp\_registers*

This submodule is in charge of keeping track of the head and tail pointers of the fingerprint directory for each task. It stores the start and end directory locations from **csr\_registers** for each Logical core for each task, and includes wrap around logic for both the head and tail pointers corresponding to these values. The functionality is handled by the FSM shown in Figure 2, and described in Table 4.




Figure 2 - comp\_registers FSM

Table 4 - comp\_registers FSM description

State	Description
idle	If <b>csr_registers</b> sends a write start pointer signal, go to 'st_pointer_start_write'. Else if <b>csr_registers</b> sends a write end pointer signal, go to 'st_pointer_end_write'. Else if <b>fprint_registers</b> sends an increase head pointer signal, go to 'st_inc_head_pointer'. Else if <b>comparator</b> sends an increase tail pointer signal, go to 'st_inc_tail_pointer'. Else if <b>comparator</b> sends a reset task signal, go to 'st_reset_task'. Otherwise stay in 'idle'
st_pointer_start_write	Store the start pointer information, go to 'st_comp_pointer_ack'
st_pointer_end_write	Store the end pointer information, go to 'st_comp_pointer_ack'
st_comp_pointer_ack	Send an acknowledge pulse to <b>csr_registers</b> , and go to 'idle'
st_inc_head_pointer	Increment the head pointer, go to 'st_comp_inc_head_pointer_ack'
st_comp_inc_head_pointer_ack	Send an acknowledge pulse to <b>fprint_registers</b> , and go to 'idle'
st_inc_tail_pointer	Increment the tail pointer, go to 'st_comp_inc_tail_pointer_ack'
st_comp_inc_tail_pointer_ack	Send an acknowledge pulse to <b>comparator</b> , and go to 'idle'
st_reset_task	Reset the head and tail pointers to initial values corresponding to the <b>comparator</b> Task ID, and go to 'st_comp_reset_task_ack'
st_comp_reset_task_ack	Send an acknowledge pulse to <b>comparator</b> , and go to 'idle'

## fprint\_registers

This submodule controls the **fprint** bus interface. All writes on the bus are first stored in an internal FIFO to minimize time spent on the bus and to achieve parallelism.

When a fingerprinting task begins or ends on a core, it must notify the **CFPU**. This is done by means of a checkout and checkin register. They are each a 16x3 slot register, with one bit at each entry, and indexed by Task ID and Logical core ID. When a task begins on a logical core, the corresponding bit in the checkout register is asserted, and when a task completes on a core, the corresponding bit in the checkin register is asserted.

The processing of fingerprints and internal registers are handled by the FSM shown in Figure 3, and described in Table 5. TMR is achieved using a logical AND with the NMR bit from **csr\_registers** to determine whether signals from the third logical core should be considered or not.




Figure 3 - fprint\_registers FSM

Table 5 - fprint\_registers FSM description

State	Description
idle	If the comparator sends a reset task signal, go to 'st_comparator_regs_write'. Otherwise if the <b>fprint</b> bus FIFO is not empty, go to 'st_fifo_rd_en'. Otherwise stay in 'idle'
st_comparator_regs_write	Reset all the checkin and checkout register bits for both cores corresponding to <b>comparator</b> Task ID, go to 'st_fprint_reset_task_ack'
st_fprint_reset_task_ack	Send an acknowledge signal to <b>comparator</b> and return to 'idle'
st_fifo_rd_en	One clock cycle to get FIFO contents. Go to 'st_decode'

st_decode	If the write is for the checkout or checkin registers, go to 'st_fprint_regs_write', otherwise check if the core sending the fingerprint has checked out. If yes, go to 'st_fprint_mem_write', otherwise go to 'idle'
st_fprint_regs_write	Set the checkout/checkin register, go to 'idle'
st_fprint_mem_write	Store the fingerprint at the appropriate location in the directory. Since the fingerprints arrive in two halves, if it is the first half then go to 'idle', but if it is the second half then go to 'st_fprint_inc_head_pointer'
st_fprint_inc_head_pointer	Send a signal to <b>comp_registers</b> to increase the directory head pointer. Wait for an acknowledge signal, and then go to 'st_fprint_count_inc'
st_fprint_count_inc	Send a signal to <b>oflow_registers</b> to increase the fingerprint count. Wait for an acknowledge signal, and then go to 'idle'

The fingerprints are stored in an internal dual port SRAM directory that is controlled by head pointer and tail pointer signals from **comp\_registers**. New fingerprints are written at the location corresponding to the head pointer, and **fprint\_registers** outputs the fingerprints at the tail pointer location for the comparator to compare.

## *oflow\_registers*

This submodule controls the **oflow** bus interface. It keeps track of the fingerprint count for each logical core, and sends an interrupt to the corresponding core when its fingerprint count has exceeded the maximum count as dictated by the programmed value in **csr\_registers**.

This submodule contains three 16 bit overflow status registers (one for each logical core) that asserts a corresponding bit when a task has overflowed. An *overflow* occurs when a logical core exceeds its max count. At this point, the appropriate bit in the overflow status register is asserted. An *underflow* occurs when the fingerprint count for all cores of an overflowing task (any overflow status reg bit = 1) goes down to 0.

There is an output FIFO to track *overflow* and *underflow* events. When an *overflow* occurs, the Task ID and Core ID are written directly to the FIFO. When an *underflow* occurs, submodule loops through all logical cores, and writes its information to the FIFO if the overflow status bit for that core was asserted.

The functionality is achieved by the FSM shown in Figure 4, and described in Table 6. TMR is achieved using a logical AND with the NMR bit from **csr\_registers** to determine whether signals from the third logical core should be considered or not.



Table 6 - oflow\_registers FSM description

State	Description
idle	If <b>comparator</b> sends a reset task signal, go to 'st_reset_task'. Else if <b>fprint_registers</b> sends a count increase signal, go to 'st_count_inc'. Else if <b>comparator</b> sends a count decrease signal, go to 'st_count_dec'. Otherwise stay in idle
st_count_inc	Increase the fingerprint count, go to 'st_fprint_regs_set'
st_count_dec	Decrease the fingerprint count, go to 'st_comparator_regs_set'
st_fprint_regs_set	Update the fprint ready and remaining registers. If an <i>overflow</i> has occurred, go to 'st_fifo_oflow_write', else go to 'st oflow count inc ack'



st_comparator_regs_set	Update the fprint ready and remaining registers. If an <i>underflow</i> has occurred, go to 'st_fifo_uflow_write', else go to 'st_oflow_count_dec_ack'
st_fifo_oflow_write	Write the overflow information to the output FIFO, go to 'st_oflow_status_set'
st_fifo_uflow_write	Write the underflow information to the output FIFO, go to 'st_oflow_status_reset'
st_oflow_status_set	Set the appropriate overflow status register, go to 'st_oflow_count_inc_ack'
st_oflow_status_reset	Reset all overflow status registers for the task, go to 'st_oflow_count_dec_ack'
st_oflow_count_inc_ack	Send an acknowledge signal to <b>fprint_registers</b> and return to 'idle'
st_oflow_count_dec_ack	Send an acknowledge signal to <b>comparator</b> and return to 'idle'
st_reset_task	Reset all counts and internal registers, go to 'st_oflow_reset_task_ack'
st_oflow_reset_task_ack	Send an acknowledge signal to <b>comparator</b> and return to 'idle'

### *comparator*

This submodule is responsible for comparing fingerprints and writing the task completion/failure status to **csr\_registers**. It now receives its fprint ready and fprint remaining signals from **oflow\_registers**. It still receives a checkin signal for all tasks from **fprint\_registers** that has the appropriate bit asserted when all cores for the task have checked in.

The FSM that implements this submodule is described in Table 7. TMR is achieved using a logical AND with the NMR bit from **csr\_registers** to determine whether signals from the third logical core should be considered or not.

Table 7 - comparator FSM description

State	Description
idle	If fprints are ready or task has checked in go to 'st_set_task', otherwise stay in 'init'
st_set_task	Latch the Task ID of the ready/checked-in task, go to 'st_load_pointer'
st_load_pointer	One clock cycle to fetch the tail pointer from <b>comp_registers</b> , go to 'st_load_fprint'
st_load_fprint	One clock cycle to fetch the fingerprints from <b>fprint_registers</b> , go to 'st_check_task_status'
st_check_task_status	If fingerprints are ready, go to 'compare_fprints', else if task has checked in then if fingerprints are remaining go to 'st_comparator_mismatch_detected' else go to 'st_fprint_reset_task'
st_compare_fprints	If the fingerprints match then go to 'st_comparator_inc_tail_pointer', otherwise go to 'st_comparator_mismatch_detected'.
st_comparator_inc_tail_pointer	Send the inc tail pointer signal to <b>comp_registers</b> and wait for the acknowledge signal. Then go to 'st_comparator_count_dec'
st_comparator_count_dec	Send the count dec signal to <b>oflow_registers</b> and wait for the acknowledge signal. Then go to 'st_check_task_status'
st_comparator_mismatch_detected	Assert and latch the mismatch detected signal (will be reset when the state goes to 'idle') and go to 'st_fprint_reset_task'
st_fprint_reset_task	Send the reset signal to <b>fprint_registers</b> and wait for the acknowledge signal. Then go to 'st_comp_reset_task'
st_comp_reset_task	Send the reset signal to <b>comp_registers</b> and wait for the acknowledge signal. Then if a mismatch has been detected go to 'st_oflow_reset_task' else go to 'st_comparator_status_write'
st_oflow_reset_task	Send the reset signal to <b>oflow_registers</b> and wait for the acknowledge signal. Then go to 'st_comparator_status_write'
st_comparator_status_write	Assert the write status signals to <b>csr_registers</b> , and wait for the acknowledge signal. Then, go to 'idle'

## Changes to be made/Future Plans

- TMR logic needs modification: Right now, there is no voting taking place and the task fails in TMR mode as soon as any one of the core fails. One way to implement voting is to duplicate the NMR register for all three logical cores. Then TMR will imply all three NMR reg bits are set. Now if there is a failure in a single core, then the NMR bit of the failing core is reset and the task continues with two cores until it completes or another fails.
- Too much bus interference, hence switching to new design where each task stores only one fingerprint (infinite block size)
- This implies no more directory pointers and hence no more **comp\_resigters**
- Send checkpoint interrupts to each core on a task when they have all completed the task
- Include a task success count register, so that the monitor will be informed only when a task has completed a programmed number of times, and thus implement software checkpointing.