


Ultra low drop and low noise BiCMOS voltage regulators

Datasheet - production data



Features

- Input voltage from 2.5 V to 6 V
- Stable with low ESR ceramic capacitors
- Ultra low-dropout voltage (60 mV typ. at 150 mA load, 0.4 mV typ. at 1 mA load)
- Very low quiescent current (85 μA typ. at no load, 170 μA typ. at 150 mA load; max.1.5 μA in OFF mode)
- Guaranteed output current up to 150 mA
- Wide range of output voltages: 1.22 V; 1.8 V;
 2.5 V; 2.7 V; 2.8 V; 2.9 V; 3 V; 3.3 V; 4.7 V
- Fast turn-on time: typ. 200 μ s [C_O = 1 μ F, C_{BYP} = 10 nF and I_O = 1 mA]
- Logic-controlled electronic shutdown
- Internal current and thermal limit
- Output low noise voltage 30 μV_{RMS} over 10 Hz to 100 kHz
- SVR of 60 dB at 1 kHz, 50 dB at 10 kHz
- Temperature range: 40 °C to 125 °C

Description

The LD3985 provides up to 150 mA, from 2.5 V to 6 V input voltage. The ultra low drop voltage, low quiescent current and low noise make it suitable for low power applications and in battery-powered systems. Regulator ground current increases slightly in dropout only, prolonging the battery life.

Power supply rejection is better than 60 dB at low frequencies and rolls off at 10 kHz. High power supply rejection is maintained down to low input voltage levels common to battery operated circuits. Shutdown logic control function is available, this means that when the device is used as local regulator, it is possible to put a part of the board in standby, decreasing the total power consumption. The LD3985 is designed to work with low ESR ceramic capacitors. Typical applications are in mobile phones and similar battery-powered wireless systems.

Contents LD3985

Contents


1	Diagram 3
2	Pin configuration
3	Typical application5
4	Maximum ratings
5	Electrical characteristics
6	Typical performance characteristics
7	Package information
	7.1 SOT23-5L package information
	7.2 SOT23-5L packing information
8	Ordering information
9	Revision history



LD3985 Diagram

1 Diagram

Figure 1. Schematic diagram



Pin configuration LD3985

2 Pin configuration

Figure 2. Pin connection (top view)




Table 1. Pin description

Pin	Symbol	Name and function
1	V _I	Input voltage of the LDO
2	GND	Common ground
3	V _{INH}	Inhibit input voltage: ON mode when $V_{INH} \ge 1.2$ V, OFF mode when $V_{INH} \le 0.4$ V (Do not leave it floating, not internally pulled down/up)
4	BYPASS	Bypass pin: an external capacitor (usually 10 nF) has to be connected to minimize noise voltage
5	Vo	Output voltage of the LDO

LD3985 Typical application

3 Typical application

V_I IN OUT V_O
INH GND BYPASS
C_O 1μF
C_{S14890}

Figure 3. Typical application circuit

Maximum ratings LD3985

4 Maximum ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit
VI	DC input voltage	-0.3 to 6 ⁽¹⁾	V
Vo	DC output voltage	-0.3 to V _I +0.3	V
V _{INH}	Inhibit input voltage	-0.3 to V _I +0.3	V
Io	Output current	Internally limited	
P _D	Power dissipation	Internally limited	
T _{STG}	Storage temperature range	-65 to 150	°C
T _{OP}	Operating junction temperature range	-40 to 125	°C

^{1.} The input pin is able to withstand non repetitive spike of 6.5 V for 200 ms.

Note:

Absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied.

Table 3. Thermal data

Symbol	Parameter	Value	Unit
R_{thJC}	Thermal resistance junction-case	81	°C/W
R _{thJA}	Thermal resistance junction-ambient	255	°C/W

5 Electrical characteristics

 T_J = 25 °C, V_I = $V_{O(NOM)}$ +0.5 V, C_I = 1 $\mu F,\,C_{BYP}$ = 10 nF, I_O = 1 mA, V_{INH} = 1.4 V, unless otherwise specified.

Table 4. Electrical characteristics

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
VI	Operating input voltage		2.5		6	V
.,,	Output voltage	I _O = 1 mA	-50		50	mV
Vo	accuracy, V _{O(NOM)} < 2.5 V	$T_J = -40 \text{ to } 125 ^{\circ}\text{C}$	-75		75	
.,	Output voltage	I _O = 1 mA	-2		2	% of
Vo	accuracy, V _{O(NOM)} ≥ 2.5V	T _J = -40 to 125 °C	-3		3	$V_{O(NOM)}$
ΔV _O	Line regulation ⁽¹⁾	$V_I = V_{O(NOM)} + 0.5$ to 6 V $T_J = -40$ to 125 °C	-0.1		0.1	%/V
		$V_{O(NOM)} = 4.7 \text{ to 5 V}$	-0.19		0.19	
ΔV _O	Load regulation	I _O = 1 mA to 150 mA, V _{O(NOM)} < 2.5 V		0.002	0.008	%/mA
		T _J = -40 to 125 °C				
	Load regulation	I_O = 1 mA to 150 mA, $V_{O(NOM)} \ge 2.5$ V		0.0004	0.002	
ΔV _O		$I_O = 1 \text{ mA to}$ 150mA, $T_J = -40 \text{ to}$ 125 °C, $V_{O(NOM)} \ge$ 2.5 V		0.0025	0.005	%/mA
ΔV _O	Output AC line regulation (2)	$V_I = V_{O(NOM)} + 1 V,$ $I_O = 150 \text{ mA},$ $t_R = t_F = 30 \mu\text{s}$		1.5		mV _{PP}
		I _O = 0		85		
Ι _Q	Quiescent current ON mode: V _{INH} = 1.2 V	I _O = 0, T _J = -40 to 125 °C			150	
		I _O = 0 to 150 mA		170		
		$I_O = 0$ to 150 mA, $T_J = -40$ to 125 °C			250	μΑ
	OFF mode:			0.003		
	V _{INH} = 0.4 V	T_J = -40 to 125 °C			1.5	

Electrical characteristics LD3985

Table 4. Electrical characteristics (continued)

Symbol	Parameter	Test conditions		Min.	Тур.	Max.	Unit
		I _O = 1 mA			0.4		
		$I_{O} = 1 \text{ mA},$ $T_{J} = -40 \text{ to } 125 \text{ °C}$				2	
		I _O = 50 mA			20		
\/	Dropout voltage (3)	$I_{O} = 50 \text{ mA},$ $T_{J} = -40 \text{ to } 125 \text{ °C}$				35	
V _{DROP}	Diopout voltage V	I _O = 100 mA			45		mV
		$I_O = 100 \text{ mA},$ $T_J = -40 \text{ to } 125$	°C			70	
		I _O = 150 mA			60		
		I _O = 150 mA, T _J = -40 to 125 °C				100	
I _{SC}	Short-circuit current	R _L = 0			600		mA
	Supply voltage rejection	V _I = V _{O(NOM)} +0.2 5 V ±	f = 1 kHz		60		
SVR		$V_{RIPPLE} = 0.1$ V, $I_{O} = 50$ mA $V_{O(NOM)} < 2.5$ V, $V_{I} = 2.55$ V	f = 10 kHz		50		dB
I _{O(PK)}	Peak output current	$V_O \ge V_{O(NOM)}$	- 5%	300	550		mA
V _{INH}	Inhibit input logic low	V _I = 2.5 V to 6 V, T _J = -40 to 125 °C				0.4	V
VINH	Inhibit input logic high			1.2			V
I _{INH}	Inhibit input current	V _{INH} = 0.4 V, V _I = 6 V			±1		nA
eN	Output noise voltage	$B_W = 10 \text{ Hz to } 100 \text{ kHz}, C_O = 1 \mu\text{F}$			30		μV _{RMS}
t _{ON}	Turn-on time (4)	C _{BYP} = 10 nF			100	250	μs
T _{SHDN}	Thermal shutdown	(5)			160		°C
<u> </u>	Output capacitor	Capacitance (6)		1		22	μF
Co		ESR		5		5000	mΩ

^{1.} For $V_{O(NOM)} < 2 \text{ V}, V_{I} = 2.5 \text{ V}$

577

^{2.} For $V_{O(NOM)} = 1.25 \text{ V}$, $V_I = 2.5 \text{ V}$

^{3.} Dropout voltage is the input-to-output voltage difference at which the output voltage is 100 mV below its nominal value. This specification does not apply to input voltages below 2.5 V


^{4.} Turn-on time is time measured between the enable input just exceeding V_{INH} high value and the output voltage just reaching 95% of its nominal value


^{5.} Typical thermal protection hysteresis is 20 °C


^{6.} The minimum capacitor value is 1 μ F, anyway the LD3985 is still stable if the compensation capacitor has a 30% tolerance in all temperature range


6 Typical performance characteristics


 T_J = 25 °C, V_I = $V_{O(NOM)}$ +0.5 V, C_I = C_O = 1 $\mu F,\,C_{BYP}$ = 10 nF, I_O = 1 mA, V_{INH} = 1.4 V, unless otherwise specified.

















Figure 10. Line regulation vs. temperature $(V_0=2.7 V)$ Line (%/V) $V_1 = 3.2V$ to 6V 0.075 $V_{SHDN} = 1.4V$ $I_0 = 1 \text{ mA}$ 0.075 0.05 0.025 0 -0.025-0.05 -0.075-0.1 -0.12550 100 T_J(°C)








10/18 DocID9587 Rev 16

Figure 14. Load regulation vs. temperature $(V_0=3.3 \text{ V})$

Figure 15. Quiescent current vs. temperature (V_I=2.5 V)







Figure 16. Quiescent current vs. temperature (V_I=6 V)










Figure 18. Supply voltage rejection vs. frequency







577









 V_I = 3.3 V, I_O = 1 mA, C_I = C_O = 1 mF (cer), C_{BYP} = 10 nF, T_f = 20 ns, V_O = 2.8 V

LD3985 Package information

7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

7.1 SOT23-5L package information





Figure 23. SOT23-5L package outline

Package information LD3985

Table 5. SOT23-5L package mechanical data

Dim.		mm	
Dilli.	Min.	Тур.	Max.
A	0.90		1.45
A1	0		0.15
A2	0.90		1.30
b	0.30		0.50
С	2.09		0.20
D		2.95	
E		1.60	
е		0.95	
Н		2.80	
L	0.30		0.60
θ	0		8

Figure 24. SOT23-5L recommended footprint (dimensions in mm)



LD3985 Package information

7.2 SOT23-5L packing information

A Po Note: Drawing not in scale

Figure 25. SOT23-5L tape and reel outline

Table 6. SOT23-5L tape and reel mechanical data

Dim.	mm			
Dilli.	Min.	Тур.	Max.	
Α			180	
С	12.8	13.0	13.2	
D	20.2			
N	60			
Т			14.4	
Ao	3.13	3.23	3.33	
Во	3.07	3.17	3.27	
Ko	1.27	1.37	1.47	
Po	3.9	4.0	4.1	
Р	3.9	4.0	4.1	

Ordering information LD3985

8 Ordering information

Table 7. Ordering information

Order code	Output voltage
LD3985M122R	1.22 V
LD3985M18R	1.8 V
LD3985M25R	2.5 V
LD3985M27R	2.7 V
LD3985M28R	2.8 V
LD3985M29R	2.9 V
LD3985M30R	3.0 V
LD3985M33R	3.3 V
LD3985M47R	4.7 V

LD3985 Revision history

9 Revision history

Table 8. Document revision history

Date	Revision	Changes
07-May-2004	6	Part number status changed on table 3.
05-Oct-2004	7	t _{ON} values are changed on table 5.
27-Oct-2004	8	Order codes changed - table 3.
17-Mar-2005	9	Improved drawing quality for figures 19 - 20 - 21 - 22.
10-Apr-2007	10	Order codes updated.
08-Jun-2007	11	Order code change.
20-Dec-2007	12	Modified: Table 1, Table 12, mechanical data for Flip-chip.
02-Dec-2008	13	Modified: Table 6 on page 14 and Figure 23 on page 17.
03-Jan-2011	14	Modified: Features on page 1 and Table 12 on page 20.
08-Jan-2014	15	Part number LD3985XX changed to LD3985. Modified title in cover page. Updated the description and Section 7: Package mechanical data. Added Section 8: Packaging mechanical data. Minor text changes.
20-Jul-2017	16	Removed Flip Chip (1.57x1.22) and TSOT23-5L package information. Removed device summary table. Updated the whole document accordingly.

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

577