

Power distribution across all setpoints  
under the signal\_insert\_delays interface.

