

Signed Magnitude Notation

Wednesday, April 7, 2021 1:54 PM

Unsigned Binary - what you worked with before
(ex 0010 as 2)

Signed Magnitude Notation - leftmost bit represents the sign (+/-); other bits represent the magnitude

Ex: Represent +5 using signed magnitude notation
(using 4-bits)

sign	magnitude
0	0 1
↑ :	
+ is 0	

Ex: Represent -5 using s.m.n.

sign	magnitude
1	1 0 1
↓ :	

-5 is 1101

Ex: Represent 0 using signed magnitude notation.

sign	magnitude
0	0 0 0 0
↓ :	

$\left. \begin{matrix} \leftarrow +0 \\ \leftarrow -0 \end{matrix} \right\}$ two zeros! not ideal

Ex: Add -5 and +5 using S.M.N.

$$\begin{array}{r}
 +5 \rightarrow 0\ 1\ 0\ 1 \\
 -5 \rightarrow +1\ 1\ 0\ 1 \\
 \hline
 1\ 0\ 0\ 1\ 0
 \end{array}$$

$\Rightarrow 5 + (-5) = 2$

drop
since
we only
have 4-bits

Not good for
simple arithmetic

One's Complement Notation

Wednesday, April 7, 2021 2:19 PM

Def: The complement of a binary number is formed by reversing every bit.

Ex: Complement the binary value 0100.

Sol: 1011

Ex: Represent +5 using one's complement notation

Sol: 0101
↑ ↙ magnitude
sign

Ex: Represent -5 using O.C.N.
+5 -5

Sol: 0101 →
 complement 1010
 ↑ ↙ ↑
 sign magnitude

Ex: Represent +2 and -2 using O.N.C

+2 -2
0010 →
complement 1101

Ex: Represent 0.

Sol: 0000 + 0 } still have two zeros
1111 - 0

Ex: Add +5 and -5.

Sol:

$$\begin{array}{r} +5 \\ -5 \\ \hline \end{array} \quad \begin{array}{r} 0 \ 1 \ 0 \ 1 \\ + \ 1 \ 0 \ 1 \ 0 \\ \hline 1 \ 1 \ 1 \ 1 \end{array} \quad \rightarrow -0_1.$$

Try this: Add +5 and -2

Sol: +5 is 0101 +2 is 0010
-2 is 1101

$$\begin{array}{r} +5 \rightarrow 0101 \\ + -2 \rightarrow + \underline{1101} \\ \hline 10010 \end{array}$$

↑ { }
drop → {
 ↑ mag
 sign }

Two's Complement Notation

Wednesday, April 7, 2021 2:35 PM

Positive values are the same as unsigned binary.

To negate values:


Step 1: Start with given value in binary

Step 2: Complement every bit.

Step 3: Add 1

Ex: Write -5 using two's complement

1.) +5 is 0101

2.) Complement 

3.) Add 1 

$$\begin{array}{r} 1010 \\ + 0001 \\ \hline 1011 \end{array} \quad \leftarrow \boxed{1011 \text{ is } -5 \text{ using T.C.}}$$

Try this: Write -2 using two's complement

Sol: 1.) +2 is 0010

2.) Complement 

3.) Add 1 

Try this: Convert $\rightarrow (1001)$ +0 +7

Sol: 1.) -7 is 1001

2.) Complement 0110

3.) Add 1 0111 → +7 is 0111

Ex: Find -0 from +0.

Sol: 1.) +0 is 0000

111

2.) complement 1111

1111

3.) Add 1 0000 ←
$$\begin{array}{r} +0001 \\ \hline 10000 \end{array}$$

↑
drop

We only have 1 zero !!

Ex: Add +5 and -5

Sol: +5 is 0101 -5 is 1011 ⇒
$$\begin{array}{r} 0101 \\ +1011 \\ \hline 10000 \end{array}$$

↑ $\underbrace{}$
drop 0

Ex: Add +5 and -2

Sol: +5 is 0101 -2 is 1110 ⇒
$$\begin{array}{r} 0101 \\ +1110 \\ \hline 10011 \end{array}$$

↑ $\underbrace{}$

drop + 3

Arithmetic works easily!!

We've worked with 4-bits of storage:

$$\text{Min value is } -2^{4-1} = -2^3 = -8$$

$$\text{Max value is } 2^{4-1} - 1 = 2^3 - 1 = 8 - 1 = 7$$

In general with n-bits.

$$\text{Min value is } -2^{n-1}$$

$$\text{Max value is } 2^{n-1} - 1$$

Overflow

Wednesday, April 7, 2021 3:00 PM

Def: Overflow - occurs when the value that is to be stored is outside the range of permissible values.

Handle by adding more bits or just detecting and reporting

Detecting Overflow:

Ex: Add +4 and +5

Sol:

$$\begin{array}{r} +5 \\ +4 \\ \hline 1001 \\ 0100 \\ \hline 1001 \end{array} \rightarrow -7$$

Ex: Add -4 and -5

$$\begin{array}{r} -4 \\ -5 \\ \hline 100 \\ +1011 \\ \hline 1011 \\ \text{drop } +7 \end{array}$$

sign is opposite
the two original
signs.

ASCII

Monday, April 12, 2021 1:34 PM

American Standard Code
for Information Interchange

Character group	Range	
	Decimal	Hexadecimal
Control characters	0 – 31	0 – 1F
Punctuation	32 – 47	20 – 2F
Digits	48 – 57	30 – 39
More punctuation	58 – 64	3A – 40
Uppercase letters	65 – 90	41 – 5A
More punctuation	91 – 96	5B – 60
Lowercase letters	97 – 122	61 – 7A
More punctuation	123 – 126	7B – 7E
One final control character	127	7F

0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
2 [space]	!	"	#	\$	%	&	'	()	*	+	,	-	.	/	
3 0	1	2	3	4	5	6	7	8	9	:	;	<	=	>	?
4 @	A	B	C	D	E	F	G	H	I	J	K	L	M	N	O
5 P	Q	R	S	T	U	V	W	X	Y	Z	[\]	^	_		
6 `	a	b	c	d	e	f	g	h	i	j	k	l	m	n	o
7 p	q	r	s	t	u	v	w	x	y	z	{ }	~			


$$A = 41_{16} = 01000001_2$$

$$a = 61_{16} = 01100001_2$$

Floating Point Notation

Monday, April 12, 2021 1:34 PM


In base 10 we have exponential notation:



In floating Point notation we have 3 parts: (32-bits)

- 1.) Sign for the mantissa
 - 0 for positive
 - 1 for negative
 - 2.) Exponent
 - 8-bit two's complement notation
 - Base 2
 - 3.) Mantissa
 - Unsigned binary number
 - 23 remaining bits

Ex: The number 56.0 in 32-bit floating point notation.



In exponential form

Connect to base 10

$$7 \times 2 = 7(8) = 56.0$$

In unsigned binary

1 1 1 0 0 0

In unsigned binary

1 1 1 0 0 0
~~~~~  
mantissa      zeros from exp.

Ex: Convert the 32-bit floating point number to base 10.

~~Exponent~~ Mantissa

1.) Write the number in the binary exponential form

Sign is ( $\leftarrow$ )

Mantissa is 11<sub>2</sub> → 3<sub>10</sub>

Exponent is 1 1 1 1 1 1 1 0<sub>2</sub>

$$\begin{array}{r} \boxed{111110} \\ - 11 \times 2 \\ \hline \end{array}$$

2.) convert mantissa and exponent to base 10

For the mantissa:

$$2^1 + 2^0 = 2 + 1 = 3$$

For exponent (two's complement, 8-bit)

Given: 1 1 1 1 1 1 1 0

Complement: 0 0 0 0 0 0 0 1

$$\text{Add } 1: \quad 0\ 0\ 0\ 0\ 0\ 0\ 1\ 0 \rightarrow 2$$

exponent is -2

$\Rightarrow$  We have:

$$-3 \times 2 - 2$$

3.) Evaluate:

$$-3 \times 2^{-2} = -3 \left( \frac{1}{2^2} \right) = -3 \left( \frac{1}{4} \right) = -\frac{3}{4} = -0.75$$

Try this: Convert to base 10.

## 1.) Exponential form (binary)

$$\begin{array}{r} - 1 \ 1 \ 0 \times 2 \\ \hline \end{array}$$

7

2.) Conversion to base 10 for mantissa and exp.

$$\begin{array}{c} \text{Manfissa:} \\ \hline & 1 & 1 & 0 \\ & 2 & 2 & 2 \\ 4 + 2 & & & = 6 \end{array}$$

## Exponent:

3

$\Rightarrow$  exp is -3

3.) Eval:

$$-6 \times 2 - 3$$

$$-6 \times \left(\frac{1}{2^3}\right) = -\frac{6}{8} = -\frac{3}{4} = -0.75$$

Ex: Write  $+5.9625$  in floating point notation. (32-bit)

soft b) split into 3 parts (sign, whole, fractional)

Sign:

whole left of .

5

## Fractional Part:

0.5625

2.) Convert each part to binary

Sign

Whole

$$5 \div 2 = \underline{2}, \text{ r } 1$$

$$2 \div 2 = 1, \text{ or } 0$$

## Fractional Part :

$$0.5625 \times 2 = 1.125 = 1 + 0.125$$

A 175 - m 25

$$2.5 = 1 + 0.12$$

- 1 + 0.12

0

$$5 \div 2 = \underline{2} \text{ r } 1$$

$$2 \div 2 = \underline{1} \text{ r } 0$$

$$1 \div 2 = 0 \text{ r } 1$$

↑

$$0 \cdot 0 \times 2 + 1 \times 2 = 1, \text{ so } 1 + 0 \cdot 1 \times 2$$

$$0.125 \times 2 = 0.25 \approx 0 + 0.25$$

$$0.25 \times 2 = 0.5 \approx 0 + 0.5$$

$$0.5 \times 2 = 1.0 = 1 + 0$$

read down

1001

3.) Combine whole and fraction

101.1001

4.) Shift decimal for the exponent

101.1001

shifts 4 times to the right.

⇒ exponent is -4

⇒ mantissa is 1011001

In 8-bit TC:

Positive 4 is 00000100

Complement

Add 1

11111011

11111100

exponent

5.) Combine it all

|          |                 |                          |
|----------|-----------------|--------------------------|
| <u>%</u> | <u>Exponent</u> | <u>Mantissa</u>          |
| 0        | 11111100        | 000000000000000001011001 |

Try this: Convert -16.125 to floating point notation (32-bit)

Sol: 1.) Split it

Sign  
(-)Whole  
11Fractional  
0.110

Sign      Whole      Fractional  
(-)            16            0.125

2.) Convert each part to binary

|                                                                                                                                                                                                       |                     |                                                                                                                      |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------|----------------------------------------------------------------------------------------------------------------------|
| <u><u>Sign</u></u><br><u><u>Whole</u></u><br>$16 \div 2 = 8 \text{ r } 0$<br>$8 \div 2 = 4 \text{ r } 0$<br>$4 \div 2 = 2 \text{ r } 0$<br>$2 \div 2 = 1 \text{ r } 0$<br>$1 \div 2 = 0 \text{ r } 1$ | $1 \ 0 \ 0 \ 0 \ 0$ | <u><u>Fractional:</u></u><br>$0.125 \times 2 = 0.25$<br>$0.25 \times 2 = 0.5$<br>$0.5 \times 2 = 1.0$<br>$0 \ 0 \ 1$ |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------|----------------------------------------------------------------------------------------------------------------------|

3.) Recombine whole and fraction

1 0 0 0 0 , 0 0 1

4.) Shift decimal for mantissa and exponent

Mantissa:  
10000001

Exponent is -3:

Positive 3: 0 0 0 0 0 0 1 1

Complement: 1 1 1 1 1 0 0

$$\begin{array}{r} \text{Add 1:} \\ \boxed{\phantom{0000000}} \end{array}$$

5.) Combine it all:

## Decoders

Wednesday, April 14, 2021 1:55 PM

Def: A decoder takes in a number (unsigned binary) and generates a 1 (high) on the output line that corresponds to the input number.

$n$  input lines  $\Rightarrow 2^n$  output lines

Ex: 2 to 4 decoder:

If the input is  $00_2$ , then the output line 0 is high.

Input is  $01_2 \Rightarrow$  output line 1 is high.


Input is  $10_2 \Rightarrow$  output line 2 is high

Input is  $11_2 \Rightarrow$  output line 3 is high


Truth table for 2 to 4 decoder:

| $A_1$ | $A_0$ | $D_3$ | $D_2$ | $D_1$ | $D_0$ |
|-------|-------|-------|-------|-------|-------|
| 0     | 0     | 0     | 0     | 0     | 1     |
| 0     | 1     | 0     | 0     | 1     | 0     |
| 1     | 0     | 0     | 1     | 0     | 0     |
| 1     | 1     | 1     | 0     | 0     | 0     |


Circuit w/ Boolean Algebra:




• is and  
— is not



Expressing a 3 to 8 decoder as a black box circuit:



n to  $2^n$  decoder:



## Encoders

Wednesday, April 14, 2021 1:55 PM

Def: An encoder has  $2^n$  input lines, with only 1 being high at a time, producing an  $n$ -bit unsigned binary number.

Truth table (with valid input lines):

| $D_3$ | $D_2$ | $D_1$ | $D_0$ | $A_1$ | $A_0$ |
|-------|-------|-------|-------|-------|-------|
| 0     | 0     | 0     | 1     | 0     | 0     |
| 0     | 0     | 1     | 0     | 0     | 1     |
| 0     | 1     | 0     | 0     | 1     | 0     |
| 1     | 0     | 0     | 0     | 1     | 1     |


See [www.thescienceofcomputing.com/circuits](http://www.thescienceofcomputing.com/circuits) for a visual

## Multiplexers

Wednesday, April 14, 2021 1:55 PM

Def: Multiplexers transfer multiple input data lines to a single output by using selectors.

Circuit: Two-Input Mux (2 input data lines, 1 selector)  
General:  $2^n$  data lines,  $n$  selector




Boolean Algebra:  $Z = D_0 \cdot \bar{S} + D_1 \cdot S$

Truth Table:

| S | D <sub>1</sub> | D <sub>0</sub> | Z |
|---|----------------|----------------|---|
| 0 | 0              | 0              | 0 |
| 0 | 0              | 1              | 1 |
| 0 | 1              | 0              | 0 |
| 0 | 1              | 1              | 1 |
| 1 | 0              | 0              | 0 |
| 1 | 0              | 1              | 0 |
| 1 | 1              | 0              | 1 |
| 1 | 1              | 1              | 1 |

Ex: 4 Input Mux (as Black Box)




$$\begin{aligned}
 Z = & D_0 \cdot \overline{S}_1 \cdot \overline{S}_0 \\
 & + D_1 \cdot \overline{S}_1 \cdot S_0 \\
 & + D_2 \cdot S_1 \cdot \overline{S}_0 \\
 & + D_3 \cdot S_1 \cdot S_0
 \end{aligned}$$

If  $S = 10$  ( $S_1 = 1$  and  $S_0 = 0$ ), then  $D_2$  is put through

If  $S = 11$  ( $S_1 = 1$  and  $S_0 = 1$ ), then  $D_3$  is put through

Ex: Consider the following MUX. Binary values represent datastrans



What is the output?

a.) If  $S = 00$ :

b.) If  $S = 01$

$$Z = 10101010$$

$\nwarrow$  from  $D_0$


$$Z = 00001111 \text{ from } D_1$$

## Demultiplexers

Wednesday, April 14, 2021 1:56 PM

Def: Demultiplexers have a single input line,  $n$  selector inputs, and  $2^n$  output data lines.

Black Box for 4-output DEMUX:



## Flip Flops


Wednesday, April 14, 2021 1:57 PM

Def: Sequential Circuits - circuits that "have memory".  
An output (or several) is fed back as input.

Def: Flip flop - a device having 2 stable states; used to store a 0 or a 1.

R-S flip flop:

- R is for Reset
- S is for Set
- Q is the state
- Q holds the state until a signal changes it.




Truth table:

| S | R | Q                                | $\bar{Q}$ |
|---|---|----------------------------------|-----------|
| 0 | 0 | no change                        |           |
| 0 | 1 | 0                                | 1         |
| 1 | 0 | 1                                | 0         |
| 1 | 1 | Not allowed b/c $Q \neq \bar{Q}$ |           |


Clocked R-S Flip flop:

Def: Clock - a device that cycles between high and low states

Def: Clock cycle - time interval lasting from high through low



Circuit: Clocked R-S Flip flop




The clock  $C$  ensures our memory,  $Q$ , cannot be changed during a "read" phase (when  $C=0$ )

# A Simple Computer - Part 1

Friday, April 16, 2021 1:33 PM

Register - like memory, stores data within the CPU  
CPU - performs arithmetic/logic; the brains



RAM - stores program and the data on which it acts  
256-slots, each storing a word of data. (A word is the base unit of data for the machine)

Program Counter - special purpose register for the next instruction!

Instruction Register - for the current instruction.


General purpose Registers - manipulated on by arithmetic and logic units of the CPU

Status Bits - registers that contain info about our most recent computations.

- C = carry
- N = Negative
- Z = Zero result
- O = overflow

## A Simple Computer - Part 2

Friday, April 16, 2021 1:36 PM



### New Parts:

MDR - memory data register  
holds data to be read by the CPU or written to memory

MAR - memory address register;  
holds address of memory location to be accessed.

Control Logic/Unit - implements the instruction cycle.  
The "traffic cop".

ALU - Arithmetic Logic Unit; does math and logic operations

### Instruction Cycle (5 tasks):

- 1.) Fetch - get the next instruction from memory
- 2.) Increment - increment the program counter by pointing to the next instruction
- 3.) Decode - decode the current instruction; identify the op-code and operands
 

↑  
defines the operation
- 4.) Execute - performs the instruction  
Routes operands to appropriate hardware

Results are computed and routed to the appropriate destination.

5.) Return to step 1