

PSoC® Creator™ Project Datasheet for Sahasrara_firmware

Creation Time: 02/16/2021 17:39:20

User: DESKTOP-HE8664A\jcbsk
Project: Sahasrara firmware

Tool: PSoC Creator 4.2

Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709 Phone (USA): 800.858.1810 Phone (Intl): 408.943.2600

http://www.cypress.com



Copyright

Copyright © 2021 Cypress Semiconductor Corporation. All rights reserved. Any design information or characteristics specifically provided by our customer or other third party inputs contained in this document are not intended to be claimed under Cypress's copyright.

Trademarks

PSoC and CapSense are registered trademarks of Cypress Semiconductor Corporation. PSoC Creator is a trademark of Cypress Semiconductor Corporation. All other trademarks or registered trademarks referenced herein are the property of their respective owners.

Philips I2C Patent Rights

Purchase of I2C components from Cypress or one of its sublicensed Associated Companies conveys a license under the Philips I2C Patent Rights to use these components in an I2C system, provided that the system conforms to the I2C Standard Specification as defined by Philips. As from October 1st, 2006 Philips Semiconductors has a new trade name, NXP Semiconductors.

Disclaimer

CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. While reasonable precautions have been taken, Cypress assumes no responsibility for any errors that may appear in this document. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of a Cypress product in a life support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Flash Code Protection

Cypress products meet the specifications contained in their particular Cypress PSoC Datasheets. Cypress believes that its family of PSoC products is one of the most secure families of its kind on the market today, regardless of how they are used. There may be methods, unknown to Cypress, that can breach the code protection features. Any of these methods, to our knowledge, would be dishonest and possibly illegal. Neither Cypress nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as 'unbreakable.'

Cypress is willing to work with the customer who is concerned about the integrity of their code. Code protection is constantly evolving. We at Cypress are committed to continuously improving the code protection features of our products.



Table of Contents

1 Overview	1
2 Pins	3
2.1 Hardware Pins	4
2.2 Hardware Ports	6
2.3 Software Pins.	
3 System Settings	g
3.1 System Configuration.	
3.2 System Debug Settings	<u>9</u>
3.3 System Operating Conditions	9
4 Clocks	10
4.1 System Clocks	
4.2 Local and Design Wide Clocks	
5 Interrupts	13
5.1 Interrupts	13
6 Flash Memory	14
7 Design Contents	15
7.1 Schematic Sheet: Page 1	15
8 Components	16
8.1 Component type: CapSense_P4 [v7.0]	16
8.1.1 Instance CapSense	
8.2 Component type: SCB_P4 [v4.0]	27
8.2.1 Instance EZI2C	
8.2.2 Instance SPI	42
9 Other Resources	58



1 Overview

CY8C4000S2 family is one of the smaller members of the PSoC 4 family of devices and is upward compatible with larger members of PSoC 4.

- High-performance, 32-bit single cycle Cortex-M0 CPU core
- Capacitive touch sensing (CapSense®)
- Configurable Timer/Counter/PWM block
- Two current sourcing/sinking DACs (IDACs)
- Comparator with 1.2 V reference
- · Configurable I2C block with master, slave, and multi-master operating modes
- Low-power operating modes including Sleep and Deep-Sleep

Figure 1 shows the major components of a typical <u>PSoC 4100S</u> series member PSoC 4 device. For details on all the systems listed above, please refer to the <u>PSoC 4 Technical Reference Manual</u>.

Figure 1. PSoC 4100S Device Series Block Diagram






Table 1 lists the key characteristics of this device.

Table 1. Device Characteristics

Name	Value
Part Number	CY8C4125AZI-S433
Package Name	48-TQFP
Family	PSoC 4
Series	PSoC 4100S
Max CPU speed (MHz)	24
Flash size (kB)	32
SRAM size (kB)	4
Vdd range (V)	1.71 to 5.5
Automotive qualified	No (Industrial Grade Only)
Temp range (Celsius)	-40 to 85

NOTE: The CPU speed noted above is the maximum available speed. The CPU is clocked by HFCLK, listed in the <u>System Clocks</u> section below.

Table 2 lists the device resources that this design uses:

Table 2. Device Resources


Resource Type	Used	Free	Max	% Used
Interrupts	2	18	20	10.00 %
Ю	26	10	36	72.22 %
Segment LCD	0	1	1	0.00 %
CapSense	1	0	1	100.00 %
Die Temp	0	1	1	0.00 %
Serial Communication (SCB)	2	0	2	100.00 %
Timer/Counter/PWM	0	5	5	0.00 %
Smart IO Ports	0	2	2	0.00 %
Comparator/Opamp	0	2	2	0.00 %
Comparator	1	0	1	100.00 %
LP Comparator	0	2	2	0.00 %
SAR ADC	0	1	1	0.00 %
DAC				
7-bit IDAC	1	1	2	50.00 %



2 Pins

Figure 2 shows the pin layout of this device.

Figure 2. Device Pin Layout





2.1 Hardware Pins

Table 3 contains information about the pins on this device in device pin order. (No connection ["n/c"] pins have been omitted.)

Table 3. Device Pins

Pin	Port	Name	Type	Drive Mode
1	P1[7]/VREF	GPIO [unused]	- 7,6 -	
2	P2[0]	\CapSense:Rx[0]\	\CapSense:Rx[0]\ Analog	
3	P2[1]	\CapSense:Rx[1]\	\CapSense:Rx[1]\ Analog	
4	P2[2]	\CapSense:Rx[2]\	Analog	HiZ analog
5	P2[3]	\CapSense:Rx[3]\	Analog	HiZ analog
6	P2[4]	\CapSense:Rx[4]\	Analog	HiZ analog
7	P2[5]	\CapSense:Rx[5]\	Analog	HiZ analog
8	P2[6]	\CapSense:Rx[6]\	Analog	HiZ analog
9	P2[7]	\CapSense:Rx[7]\	Analog	HiZ analog
10	VSSD	VSSD	Power	
12	P3[0]	GPIO [unused]		
13	P3[1]	GPIO [unused]		
14	P3[2]	Debug:SWD_IO	Reserved	
16	P3[3]	Debug:SWD_CK	Reserved	
17	P3[4]	ledPin	Software In/Out	Strong drive
18	P3[5]	ledPin2	Software In/Out	Strong drive
19	P3[6]	switchPin Software In/Out		HiZ digital
20	P3[7]	GPIO [unused]	GPIO [unused]	
21	VDDD	VDDD	Power	
22	P4[0]	GPIO [unused]		
23	P4[1]	GPIO [unused]		
24	P4[2]	\CapSense:CintA\	Analog	HiZ analog
25	P4[3]	\CapSense:CintB\ Analog		HiZ analog
28	P0[0]	\EZI2C:scl\	Dgtl In	OD, DL
29	P0[1]	\EZI2C:sda\ Dgtl In		OD, DL
30	P0[2]	GPIO [unused]		
31	P0[3]	GPIO [unused]		
32	P0[4]	\SPI:mosi_s\	Dgtl In	HiZ digital
33	P0[5]	\SPI:miso_s\	Dgtl Out	Strong drive
34	P0[6]	\SPI:sclk_s\	Dgtl In	HiZ digital
35	P0[7]	\SPI:ss_s\	Dgtl In	HiZ digital
36	XRES	XRES	Dedicated	
37	VCCD	VCCD	Power	
38	VSSD	VSSD	Power	
39	VDDD	VDDD	Power	
40	VDDA	VDDA	Power	
41	VSSA	VSSA	Power	
42	P1[0]	GPIO [unused]		
43	P1[1]	GPIO [unused]	A	11:7
44	P1[2]	\CapSense:Tx[4]\	Analog	HiZ analog
45	P1[3]	\CapSense:Tx[3]\	Analog	HiZ analog
46	P1[4]	\CapSense:Tx[2]\	Analog	HiZ analog
47	P1[5]	\CapSense:Tx[1]\	Analog	HiZ analog



Pin	Port	Name	Type	Drive Mode
48	P1[6]	\CapSense:Tx[0]\	Analog	HiZ analog

Abbreviations used in Table 3 have the following meanings:

- HiZ analog = High impedance analog
- HiZ digital = High impedance digital
- Dgtl In = Digital Input
- OD, DL = Open drain, drives low
- Dgtl Out = Digital Output



2.2 Hardware Ports

Table 4 contains information about the pins on this device in device port order. (No connection ["n/c"], power and dedicated pins have been omitted.)

Table 4. Device Ports

Port	Pin	Name	Type	Drive Mode
P0[0]	28	\EZI2C:scl\	Dgtl In	OD, DL
P0[1]	29	\EZI2C:sda\	Dgtl In	OD, DL
P0[2]	30	GPIO [unused]		
P0[3]	31	GPIO [unused]		
P0[4]	32	\SPI:mosi_s\	Dgtl In	HiZ digital
P0[5]	33	\SPI:miso_s\	Dgtl Out	Strong drive
P0[6]	34	\SPI:sclk_s\	Dgtl In	HiZ digital
P0[7]	35	\SPI:ss_s\	Dgtl In	HiZ digital
P1[0]	42	GPIO [unused]		_
P1[1]	43	GPIO [unused]		
P1[2]	44	\CapSense:Tx[4]\	Analog	HiZ analog
P1[3]	45	\CapSense:Tx[3]\	Analog	HiZ analog
P1[4]	46	\CapSense:Tx[2]\	Analog	HiZ analog
P1[5]	47	\CapSense:Tx[1]\	Analog	HiZ analog
P1[6]	48	\CapSense:Tx[0]\	Analog	HiZ analog
P1[7]/VREF	1	GPIO [unused]		
P2[0]	2	\CapSense:Rx[0]\	Analog	HiZ analog
P2[1]	3	\CapSense:Rx[1]\	Analog	HiZ analog
P2[2]	4	\CapSense:Rx[2]\	\CapSense:Rx[2]\ Analog	
P2[3]	5	\CapSense:Rx[3]\	\CapSense:Rx[3]\ Analog	
P2[4]	6	\CapSense:Rx[4]\	Analog	HiZ analog
P2[5]	7	\CapSense:Rx[5]\	Analog	HiZ analog
P2[6]	8	\CapSense:Rx[6]\	Analog	HiZ analog
P2[7]	9	\CapSense:Rx[7]\	Analog	HiZ analog
P3[0]	12	GPIO [unused]		
P3[1]	13	GPIO [unused]		
P3[2]	14	Debug:SWD_IO	Reserved	
P3[3]	16	Debug:SWD_CK	Reserved	
P3[4]	17	ledPin	Software In/Out	Strong drive
P3[5]	18	ledPin2	Software In/Out	Strong drive
P3[6]	19	switchPin	chPin Software H In/Out	
P3[7]	20	GPIO [unused]		
P4[0]	22	GPIO [unused]		
P4[1]	23	GPIO [unused]		
P4[2]	24	\CapSense:CintA\	Analog HiZ analo	
P4[3]	25	\CapSense:CintB\		

Abbreviations used in Table 4 have the following meanings:

- Dgtl In = Digital Input
- OD, DL = Open drain, drives low
- HiZ digital = High impedance digital
- Dgtl Out = Digital Output
- HiZ analog = High impedance analog



2.3 Software Pins

Table 5 contains information about the software pins on this device in alphabetical order. (Only software-accessible pins are shown.)

Table 5. Software Pins

Name	Port	Type
\CapSense:CintA\	P4[2]	Analog
\CapSense:CintB\	P4[3]	Analog
\CapSense:Rx[0]\	P2[0]	Analog
\CapSense:Rx[1]\	P2[1]	Analog
\CapSense:Rx[2]\	P2[2]	Analog
\CapSense:Rx[3]\	P2[3]	Analog
\CapSense:Rx[4]\	P2[4]	Analog
\CapSense:Rx[5]\	P2[5]	Analog
\CapSense:Rx[6]\	P2[6]	Analog
\CapSense:Rx[7]\	P2[7]	Analog
\CapSense:Tx[0]\	P1[6]	Analog
\CapSense:Tx[1]\	P1[5]	Analog
\CapSense:Tx[2]\	P1[4]	Analog
\CapSense:Tx[3]\	P1[3]	Analog
\CapSense:Tx[4]\	P1[2]	Analog
\EZI2C:scl\	P0[0]	Dgtl In
\EZI2C:sda\	P0[1]	Dgtl In
\SPI:miso_s\	P0[5]	Dgtl Out
\SPI:mosi_s\	P0[4]	Dgtl In
\SPI:sclk_s\	P0[6]	Dgtl In
\SPI:ss_s\	P0[7]	Dgtl In
Debug:SWD_CK	P3[3]	Reserved
Debug:SWD_IO	P3[2]	Reserved
GPIO [unused]	P1[0]	
GPIO [unused]	P4[0]	
GPIO [unused]	P1[1]	
GPIO [unused]	P3[7]	
GPIO [unused]	P4[1]	
GPIO [unused]	P1[7]/VREF	
GPIO [unused]	P3[1]	
GPIO [unused]	P3[0]	
GPIO [unused]	P0[3]	
GPIO [unused]	P0[2]	
ledPin	P3[4]	Software
		In/Out
ledPin2	P3[5]	Software
	Doros	In/Out
switchPin	P3[6]	Software
		In/Out

Abbreviations used in Table 5 have the following meanings:

- Dgtl In = Digital Input
- Dgtl Out = Digital Output

For more information on reading, writing and configuring pins, please refer to:

• Pins chapter in the **System Reference Guide**



- o CyPins API routines
- Programming Application Interface section in the cy_pins component datasheet



3 System Settings

3.1 System Configuration

Table 6. System Configuration Settings

Name	Value
Device Configuration Mode	Compressed
Unused Bonded IO	Disallowed
Heap Size (bytes)	0x80
Stack Size (bytes)	0x0400
Include CMSIS Core Peripheral Library Files	True

3.2 System Debug Settings

Table 7. System Debug Settings

Name	Value
Debug Select	SWD (serial wire debug)
Chip Protection	Open

3.3 System Operating Conditions

Table 8. System Operating Conditions

Name	Value
VDDA (V)	3.3
VDDD (V)	3.3
Variable VDDA	True




4 Clocks

The clock system includes these clock resources:

- Two internal clock sources:
 - o 24 to 48 MHz Internal Main Oscillator (IMO) ±2% at all frequencies with trim
 - o 32 kHz Internal Low Speed Oscillator (ILO)
- External clock (EXTCLK) generated using a signal from an I/O pin
- High-frequency clock (HFCLK) of up to 48 MHz selected from IMO or external clock
- Dedicated prescaler for HFCLK
- · Low-frequency clock (LFCLK sourced by ILO
 - o Dedicated prescaler for system clock (SYSCLK) of up to 48 MHz sourced by HFCLK
- 24 to 48 MHz Internal Main Oscillator (IMO) ±2%

Figure 3. System Clock Configuration





4.1 System Clocks

Table 9 lists the system clocks used in this design.

Table 9. System Clocks

Name	Domain	Source	Desired	Nominal	Accuracy	Start	Enabled
			Freq	Freq	(%)	at	
						Reset	
SysClk	NONE	HFClk	? MHz	24 MHz	±2	True	True
IMO	NONE		24 MHz	24 MHz	±2	True	True
HFClk	NONE	IMO	24 MHz	24 MHz	±2	True	True
LFClk	NONE	ILO	? MHz	40 kHz	-50,+100	True	True
ILO	NONE		40 kHz	40 kHz	-50,+100	True	True
Timer_Sel	NONE	ILO	40 kHz	40 kHz	-50,+100	True	True
RTC_Sel	NONE	None	? MHz	? MHz	±0	True	True
Timer1	NONE	Timer_Sel	? MHz	? MHz	±0	False	False
Timer2	NONE	Timer_Sel	? MHz	? MHz	±0	False	False
WCO	NONE		32.768	? MHz	±0.015	False	False
			kHz				
Timer (WDT)	NONE	LFClk	? MHz	? MHz	±0	False	False
ExtClk	NONE		16 MHz	? MHz	±0	False	False
Timer0	NONE	Timer_Sel	? MHz	? MHz	±0	False	False

4.2 Local and Design Wide Clocks

Local clocks drive individual analog and digital blocks. Design wide clocks are a user-defined optimization, where two or more analog or digital blocks that share a common clock profile (frequency, etc) can be driven from the same clock divider output source.

Figure 4. Local and Design Wide Clock Configuration




Table 10 lists the local clocks used in this design.

Table 10. Local Clocks

Name	Domain	Source	Desired Freq	Nominal Freq	Accuracy (%)	Start at Reset	Enabled
SPI_SCBCLK	FIXED FUNCT- ION	HFClk	16 MHz	24 MHz	±2	True	True
EZI2C SCBCLK	FIXED FUNCT- ION	HFCIk	1.55 MHz	1.6 MHz	±2	True	True



Name	Domain	Source	Desired Freq	Nominal Freq	Accuracy (%)	Start at Reset	Enabled
CapSense ModClk	FIXED FUNCT- ION	HFClk	? MHz	94.118 kHz	±2	True	True

For more information on clocking resources, please refer to:

- Clocking System chapter in the PSoC 4 Technical Reference Manual
- Clocking chapter in the <u>System Reference Guide</u>
 CySysClkImo API routines
 CySysClkIlo API routines

 - CySysClkWco API routinesCySysClkWrite API routines



5 Interrupts

5.1 Interrupts

This design contains the following interrupt components: (0 is the highest priority)

Table 11. Interrupts

	Intr Num	Vector	Priority
EZI2C_SCB_IRQ	9	9	3
CapSense_ISR	13	13	3

For more information on interrupts, please refer to:

- Interrupt Controller chapter in the PSoC 4 Technical Reference Manual
- Interrupts chapter in the <u>System Reference Guide</u>
 Cylnt API routines and related registers
- Datasheet for cy_isr component



6 Flash Memory

PSoC 4 devices offer a host of Flash protection options and device security features that you can leverage to meet the security and protection requirements of an application. These requirements range from protecting configuration settings or Flash data to locking the entire device from external access.

Table 12 lists the Flash protection settings for your design.

Table 12. Flash Protection Settings

Start Address	End Address	Protection Level
0x0	0x7FFF	U - Unprotected

Flash memory is organized as rows with each row of flash having 128 bytes. Each flash row can be assigned one of four protection levels:

- U Unprotected
- W Full Protection

For more information on Flash memory and protection, please refer to:

- Flash Protection chapter in the <u>PSoC 4 Technical Reference Manual</u>
- Flash and EEPROM chapter in the **System Reference Guide**
 - CySysFlash API routines




7 Design Contents

This design's schematic content consists of the following schematic sheet:

7.1 Schematic Sheet: Page 1

Figure 5. Schematic Sheet: Page 1



This schematic sheet contains the following component instances:

- Instance CapSense (type: CapSense P4_v7_0)
- Instance <u>EZI2C</u> (type: SCB_P4_v4_0)
- Instance <u>SPI</u>(type: SCB_P4_v4_0)



8 Components

8.1 Component type: CapSense_P4 [v7.0]

8.1.1 Instance CapSense

Description: (custom component) Instance type: CapSense_P4 [v7.0]

Datasheet: online component datasheet for CapSense_P4

Table 13. Component Parameters for CapSense

Parameter Name	Value	Description
Ballistic Enable	false	Enables the Ballistic filter for the component.
BaselineType	IIR	Selects the type of baseline needed for design. IIR (default) - Selects the IIR filter based baseline algorithm. CY (Bucket) Baseline - Selects Cypress' "bucket" method for the baseline algorithm.
BlockOffAfterScanEnable	false	Enable the turning-off block after a scan to save additional power. Disabled (default) - The CSD block will be always turned ON. This allows the other components (IDAC) work along with CapSense component in a project. Enabled - The CSD block will be turned ON only during a scan.
Centroid4PtsEnable	false	Enables the 4-point method of a maxima finding for single dimension sliders.
CsdSensingMethod	Legacy	
CsdV2AnalogWakeupDelayUs	0	Defines delay in the CapSense_Wakeup() API that is intended to ensure proper initialization of the CSDV2 analog part.
Csx0ldacGainV2	Medium (300 nA/bit)	Selects the IDAC gain setting for CSX sensing on CSD block 0. Applicable only for CSDv2 IP.
Csx1IdacGainV2	Medium (300 nA/bit)	Selects the IDAC gain setting for CSX sensing on CSD block 1. Applicable only for CSDv2 IP. Applicable only if CSX2x is enabled.
CsxAnalogStartupDelayUs	10	Defines delay prior to start of the scan, that is intended to ensure proper initialization of the CSDV2 analog part.



Parameter Name	Value	Description
CsxAutoZeroEnable	false	Enables auto-zero prior to fine
		initialization for the CSX sensing
		method.
CsxCalibrationError	20	Defines acceptable rawcount
		range around calibration target
		in percentage. If target is 40% and calibration error is 10%
		then the rawcount range is 30%
		to 50%. Valid value is 1 to 99.
CsxCommonTxClockEnable	false	When selected, all CSX widgets
		share the same Tx clock with
		the frequency specified in the
		Tx clock frequency (kHz)
		parameter.
		Otherwise, a Tx clock frequency can be entered separately
		for each CSX widget in the
		Widget Details tab.
CsxFineInitCycles	4	Sets a fine-init time period
CsxldacAutoCalibrateEnable	true	When enabled, IDACs values
		for the CSX widgets are
		automatically set by the
		component.
		It is recommended to select
		Enable IDAC auto-calibration for
CsxldacBitsUsedV2	7	robust operation.
CSXIQACDIISUSEQV2	7	Controls how many of the IDAC bits should be considered for
		auto-calibration of the CSX
		widgets.
		Less bits leads to faster
		calibration time.
		Applicable only for CSDv2 IP.
CsxInactiveSensorConnection	Ground	Selects the state of the sensor
		when not being scanned.
		- Ground (default) - All inactive sensors are connected to
		Ground.
		- High-Z - All inactive sensors
		are floating.
CsxInitShieldSwitchRes	High	Selects the resistance of
	<u> </u>	switches used to drive the
		shield electrode when an
		internal shield drive is used.
CsxInitSwitchRes	Medium	Selects the resistance of
		switches used for Cint1 and Cint2 initialization.
CsxMaxFingers	1	Indicates the maximum number
Oshiviani iliyets	ı	of reported fingers. If the
		number of fingers on the
		touchpad exceeds this number,
		no finger will be reported.
CsxMaxLocalPeaks	5	The maximum possible number
		of local maxima for CSX
		touchpad.
CsxMFSDividerOffsetF1	1	
CsxMFSDividerOffsetF2	2	



		C I PRESS
Parameter Name	Value	Description
CsxModClockFreq	24000	Selects the modulator clock frequency used for the CSX sensing method. Enter any value between the min and max limits based on the availability of the clock divider.
CsxMultiphaseTxEnable	false	Enable/disable the multi-phase scan for CSX.
CsxNoiseMetricEnable	false	Enables the noise metric evaluation for the CSX scan.
CsxPinAliasRx	Touchpad0_Rx0, Touchpad0 Rx1, Touchpad0_Rx2, Touchpad0_Rx3, Touchpad0 Rx4, Touchpad0_Rx5, Touchpad0_Rx6, Touchpad0 Rx7	Contains a comma-separated list of the Rx electrode aliases for the CSX widgets. Used by the Rx pin on the component schematic. Applicable only if CSX2x is disabled.
CsxPinAliasTx	Touchpad0_Tx0, Touchpad0 Tx1, Touchpad0_Tx2, Touchpad0_Tx3, Touchpad0 Tx4	Contains a comma-separated list of the Tx electrode aliases for the CSX widgets. Used by the Tx/Tx2x pins on the component schematic.
CsxPinCountRx	8	Contains the total count of the Rx electrodes for the CSX widgets. Used by the Rx pin on the component schematic. Applicable only if CSX2x is disabled.
CsxPinCountTx	5	Contains the total count of the Rx electrodes for the CSX widgets. Used by the Tx/Tx2x pin on the component schematic.
CsxRawCountCalibrationLevel	40	Represents the rawcount calibration level (percentage) to be used when auto-calibration of the CSX widgets is enabled.
CsxScanShieldSwitchRes	Low	Selects the resistance of switches used to drive the shield electrode when an internal shield drive is used.
CsxScanSwitchRes	Low	Selects the resistance of switches used for Cint1 and Cint2 initialization.
CsxSkipAndOversampleNodes	false	Enable/Disable over sampling and scan skip on specific nodes.



Parameter Name	Value	Description
CsxTxClockSource	Auto	A Tx clock is used to sample the input sensor. The Spread Spectrum Clock (SSC) provides a dithering clock source with the center frequency equal to the frequency set in the Tx Clock frequency parameter. Direct source disables the SSC source and uses a fixed-frequency clock. Auto is the recommended clock source selection.
CustomDataStructSize	0	0 - indicates no custom parameters are added to "CapSense_dsRam" data structure. Non-zero value adds uint8 array (with size specified by value of this parameter) to global parameters of "CapSense dsRam" data structure.
Gesture Enable	false	Defines if the gestures are enabled on the Gestures tab.
Gesture Global Enable	false	Enables the Gesture library for the component.
ImoFreqOffsetF1	20	Sets the trim offset to define the IMO frequency for the first channel. Valid range [063] LSB of this parameter shifts the IMO frequency by 0.25%. The first-channel frequency will be reduced by (0.25 * ImoFreqOffsetF1) percent in relative to the zero-channel frequency in case if the value of the ImoFreqOffsetF1 is greater that or equal to the zero-channel trim (CapSenseimmunity[0u]). Otherwise the first-channel frequency will be increased by (0.25 * ImoFreqOffsetF1) percent in relative to the zero-channel frequency.



Doromotor Nome	Value	EMBEDDED IN TOMORROW
Parameter Name	Value 20	Description Sets the trim offset to define the
ImoFreqOffsetF2	20	IMO frequency for the second channel. Valid range [063] LSB of this parameter shifts the IMO
		frequency by 0.25%. The second-channel frequency will be increased by (0.25 * (ImoFreqOffsetF1 + ImoFreqOffsetF2)) percent in relative to the zero-channel frequency in case if the value of
		the ImoFreqOffsetF1 is greater than zero-channel trim (CapSense_immunity[0u]).
		The second-channel frequency will be decreased by (0.25 * (ImoFreqOffsetF1 + ImoFreqOffsetF2)) percent in relative to the zero-channel frequency in case if the value of the (255 - ImoFreqOffsetF2) is less than zero-channel trim (CapSense_immunity[0u]).
		Otherwise the second-channel frequency will be increased by (0.25 * ImoFreqOffsetF2) percent in relative to the zerochannel frequency.
LowBaselineResetSize	8 bits	Represents a low baseline reset size for sensors.
MultiFreqScanEnable	false	Indicates whether multi- frequency scanning is enabled.
NumCentroids	1 (Legacy)	Selects a number of centroid supported on sliders. The available options are 1, 2 or 3. The default is 1 (Legacy). Applicable only to Radial and Linear slider widgets. Not supported on diplexed sliders.
OffDebounceEnable	false	Indicates whether the debounce for ON to OFF transition is enabled.
PoslirFilterCoeff	128	The centroid Position IIR filter coefficient for sliders and touchpads. The range of valid values is 1-255.
ProxAverageFilterEnable	false	The finite impulse response filter (no feedback) with equally weighted coefficients. It takes four of most recent samples and computes their average. Eliminates the periodic noise (e.g. noise from AC remains). Applicable only to proximity widgets.



Parameter Name	Value	Description
ProxCustomFilterEnable	false	Enables the custom filter. Applicable only to proximity widgets.
ProxlirFilterBaselineN	1	Baseline IIR filter coefficient selection for sensors in proximity widgets. The range of valid values is 1-255.
ProxlirFilterBaselineType	Performance	Applicable only to proximity widgets.
ProxlirFilterEnable	false	Enables the infinite-impulse response filter with a step response similar to an RC lowpass filter thereby passing the low frequency signals (finger touch responses). Applicable only to proximity widgets.
ProxMedianFilterEnable	false	Enables a non-linear filter that takes three of most recent samples and computes the median value. This filter eliminates spikes noise typically caused by motors and switching power supplies. Applicable only to proximity widgets.
RadialSliderPoslirResetThr	35	Configures reset threshold of position IIR filter for Radial slider widget. When difference between between input position and filter history is bigger than the threshold then the filter history is reset with input position. Valid range [2550] in terms of maximum position percentage.
RegularAverageFilterEnable	false	The finite-impulse response filter (no feedback) with equally weighted coefficients. It takes four of most recent samples and computes their average. Eliminates the periodic noise (e.g. noise from AC remains). Applicable only to regular (non-proximity) widgets.
RegularCustomFilterEnable	false	Enables the custom filter. Applicable only to regular (non-proximity) widgets.
RegularlirFilterBaselineN	1	Baseline IIR filter coefficient selection for sensors in non-proximity widgets. The range of valid values is 1-255.
RegularlirFilterBaselineType	Performance	



Parameter Name	Value	Description
RegularlirFilterEnable	false	Enables the infinite-impulse
Regular III Filler Errable	laise	response filter with a step response similar to an RC low- pass filter
		thereby passing low frequency signals (finger touch responses). Applicable only to regular (non-
RegularMedianFilterEnable	false	proximity) widgets. Enables a non-linear filter that takes three of most recent samples and computes the median value. This filter eliminates spikes
		noise typically caused by motors and switching power supplies. Applicable only to regular (non-proximity) widgets.
SecondFinger5x5FilterEnable	false	Enables position filtering of the second touch. Applicable only to CSD touchpad widgets with 5x5 centroid and two finger detection enabled.
SelfTestAnalogStartupDelayUs	23	Defines delay prior to start of the scan, that is intended to ensure proper initialization of the CSDV2 analog part.
SelfTestAutoGainEn	true	Enables IDAC gain switching (reducing)
SelfTestBaselineDupl- icationEnable	true	
SelfTestBaselineRawC- ountRangeEnable	true	
SelfTestEnable	true	The BIST/Class-B library supports the following: the sensor short test, test baseline and raw count limits, CRC for widget-specific register map data, measuring external cap (Cmod, Csh_tank, CintA and CintB) and sensor's and shield's cap values and test baseline data consistency. Additionally, measuring of VDDA and two internal reference caps are supported for CSDv2.
SelfTestExtCapEnable	true	The BIST/Class-B library functtion that measures external capasitances (Cmod, Csh_tank, CintA and CintB).



Parameter Name	Value	Description
SelfTestExtCapModClkDivider	6	The CSD HW block input clock
·		(Modulator Clock) divider for
		self-test external capacitors
		_ capacity measurement.
		Enter any value between the
		min (1) and max (255) limits,
		based on the availability of the clock divider.
		The recommended Modulator
		Clock frequency for external
		capacitor capacitance
		measurement is 8000 kHz.
		For the device high frequency
		clock of 48 MHz, the divider
		should be 6 (default).
SelfTestExtCapResolution	10	An external capacitors capacity
		measurement resolution
		selection. Valid range is from 10 to 12 bit.
		It is recommended to use a
		value of 10 bit(default).
SelfTestExtCapVref	-1	The reference voltage used for
		self-test external capacitors
		capacity measurements, in Volts.
		The range of valid values is
		from 1.2V to VDDA - 0.6V,
		where VDDA is the input
		voltage of VDDA pin as set in
		the Design-Wide Resources
		(*.cydwr) System editor.
		When set to -1 (default), the
		reference voltage is set VREF = 1.2V to cover all
		possible VDDA including battery
		power, when VDDA is not
		stable.
		The macro generated by the
		API customizer reflects
		VREFGEN gain register value.
SelfTestFineInitCycles	10	Sets a fine-init time period
SelfTestGlobalCrcEnable	true	Enables the certain BIST/Class-B library function.
SelfTestIdacGainIndexDefault	-1	Defines IDAC gain index used
		at sensor capacitance
		measurement.
		If set to -1 then the Component
		defines the index to achieve:
		- third generation CapSense: 1200nA
		- forth generation CapSense:
		2400nA
SelfTestIntCapEnable	true	Enables the certain BIST/Class-B library function.
SelfTestRawCountTarget	85	Defines calibration target in
		percentage at sensor
		capacitance measurement. The
		valid range is 1 to 99.



Doromotor Nome	Value	CIPRESS EMBEDDED IN TOMORROW
Parameter Name SelfTestSns2SnsEnable	Value	Description Enables the certain BIST/Class-
Sell resionszonsznable	true	
Colff of Congression of	On a verific	B library function.
SelfTestSnsCapCsxlna- ctiveState	Ground	Selects the state of sensors
cliveState		when not being measured.
		- Ground (default) - All inactive
		sensors are connected to Ground.
		- High-Z - All inactive sensors
		are floating (not connected to
		GND or Shield).
		It is the recommended to set
		this parameter in accordance to
		the CSX sensors.
		This provide measurement
		results more to capacity values
		while regular scans.
SelfTestSnsCapEnable	true	Enables the certain BIST/Class-
		B library function.
SelfTestSnsCapModClk	-1	CSD HW block input clock
		(Modulator Clock) in kHz for
		self-test sensor capacity
		measurement.
		Enter any value between the
		min and max limits, based on
		the availability of the clock
		divider.
		The higher modulator clock
		frequency reduces sensor scan
		time. Therefore, results in lower
		power and reduces the noise in
		the raw counts,
		so recommended to use the
		highest possible frequency.
SelfTestSnsCapModClkActual	24000	CSD HW block actual
on restance apmeading total	2.000	calculated input clock
		(Modulator Clock) in kHz for
		self-test sensor capacity
		measurement. This frequency is
		used for measurements.
SelfTestSnsCapRawCountError	10	Defines the RawCount
·		calibration error (percent of a
		rawcount maximum value) for
		the CSDv1 sensor/shield
		capacitance measurment. If
		during a measurent after IDAC
		calibration a rawcount would
		differ more than this value from
		a target one, the measurement
		fault status will be set.
		The valid range is 5 to 15. The default value is 10.
SolfTostSnoCanBooolution	12	
SelfTestSnsCapResolution	12	A sensor capacity measurement resolution selection. Valid
		values are from 8 to 16 bit.
		It is recommended to use a
		value of 12 bit(default) to obtain
		the defined capacity
		measurement range.
	<u></u>	measurement runge.



Parameter Name	Value	Description
Parameter Name SelfTestSnsCapSnsClk SelfTestSnsCapSnsClkActual	Value -1 375000	Defines sense clock frequency for sensor capacitance measurement in Hz. When set to -1 the sense clock divider is choosen to achieve sense clock frequency 1500kHz (CSDv1) or 375kHz (CSDv2). The valid value range is -1 and from Min Available Sense Clock frequency to Max Available Sense Clock frequency on a device, ModClk, HFCLK.
		clock frequency for sensor capacitance measurement in Hz. This frequency is used for measurements.
SelfTestSnsCapVref	-1	The reference voltage used for self-test sensor capacity measurements, in Volts. The range of valid values is from 1.2V to VDDA - 0.6V, where VDDA is the input voltage of VDDA pin as set in the Design-Wide Resources (*.cydwr) System editor. When set to -1 (default), the reference voltage VREF = 1.2V to cover all possible VDDA including battery power, when VDDA is not stable. The macro generated by the API customizer reflects VREFGEN gain register value.
SelfTestSnsClkDividerDefault	-1	Defines sense clock divider for sensor capacitance measurement. When set to -1 the CapSense divider to achieve sense clock frequency 400kHz. The valid value range is -1 and from MinAvailableDivider to MaxAvailableDivider that depends on a device, ModClk, HFCLK.
SelfTestSnsShortEnable	true	Enables the certain BIST/Class-B library function.
SelfTestSnsShortTime	2	The sensor short check time in microseconds. This is a delay between configuring the sensor electrode and reading its state to establish the transition process for cases with big sensor capacitance and short resistance values.
SelfTestVddaEnable	true	Enables the certain BIST/Class-B library function.



Parameter Name	Value	Description
SelfTestVddaModClkDivider	1	The CSD HW block input clock
		(Modulator Clock) divider for
		self-test VDDA measurement.
		Enter any value between the
		min (1) and max (255) limits,
		based on the availability of the
		clock divider.
		The recommended Modulator
		Clock frequency for VDDA
		measurement is equal the
		device high frequency clock, i.e.
		the divider should be 1 (default).
SelfTestVddaResolution	10	A Vdda measurement resolution
		selection. Valid values are 8 and 10 bit.
		It is recommended to use a
		value of 10 bit(default) to obtain
		a better accuracy and a value of
		8 bit to obtain a better
		performance.
SelfTestVddaVref	-1	·
Sentestvadavier	-1	The reference voltage used for self-test VDDA measurement, in
		Volts.
		The range of valid values is
		from 1.2V to VDDA - 0.6V,
		where VDDA is the input
		voltage of VDDA pin as set in
		the Design-Wide Resources
		(*.cydwr) System editor.
		When set to -1 (default), the
		reference voltage (VREF)
		depends on VDDA:
		VDDA < 2.2V: VREF = 1.2V
		2.2V <= VDDA < 2.75V: VREF
		= 1.6V
		2.75V <= VDDA: VREF = 2.13V
		The macro generated by the
		API customizer reflects
		VREFGEN gain register value.
SelfTestVddaVrefVoltage	-1	The reference voltage used for
Sell restruda viervoltage	-1	self-test VDDA measurements,
		in Volts.
		The range of valid values is
		from 1.2V to VDDA - 0.6V,
		where VDDA is the input
		voltage of VDDA pin as set in
		the Design-Wide Resources
		(*.cydwr) System editor.
		When set to -1 (default), the
		reference voltage
		VREF = 1.2V to cover all
		possible VDDA including battery
		power, when VDDA is not
		stable.
		The macro generated by the
		API customizer reflects
		VREFGEN gain register value.
SolfTost\\/idgatCroEnable	truo	Enables the certain BIST/Class-
SelfTestWidgetCrcEnable	true	
		B library function.



Parameter Name	Value	Description
SensorAutoResetEnable	false	When enabled, the baseline is always updated and when disabled, the baseline is updated only when the difference between the baseline and raw count is less than the noise threshold. The sensor auto-reset prevents the sensor from permanently turning on when the raw count accidentally rises because of a large power-supply voltage fluctuation or due to other spurious conditions.
SliderMultiplierMethod	MaxPos / (SnsNum -1)	Defines the method of multiplier calculation for linear slider widget
ThresholdSize	16 bits	Selects a data size for widgets in the component. This applies to Finger Threshold (all widgets) and Proximity Touch Threshold (proximity widgets). In SmartSense (Full Auto-tune) mode, parameter value is ignored and threshold register size is always 16-bit.
Timestamp Interval	1	Defines the increment value for the timestamp register.
TouchpadMultiplierMethod	MaxPos / (SnsNum -1)	Defines the method of multiplier calculation for touchpad widget (is not applicable for CSD 5x5 touchpad)
TouchProxThresholdCoeff	300	Sets coefficient to define touch threshold for proximity sensors
Two-finger Settling time (ms)	3	This parameter defines a delay threshold that must be met before two finger gestures are computed. This parameter helps to avoid instances where a two-finger gesture is reported when two fingers are placed on the panel one after the other.
User Comments		Instance-specific comments.
WidgetBaselineCoeffEnable	false	Enables setting of baseline coefficient separately for each widget.

8.2 Component type: SCB_P4 [v4.0]

8.2.1 Instance EZI2C

Description: Serial Communication Block (SCB)

Instance type: SCB_P4 [v4.0]
Datasheet: online component datasheet for SCB_P4

Table 14. Component Parameters for EZI2C



Parameter Name	Value	Description
Ezi2cByteModeEnable	false	When the SCB mode is EZI2C,
EzizobytelviodeEriable	laise	this parameter specifies the
		number of bits per FIFO data
		element.
		The byte mode – false: a 16-bit
		FIFO data element. The FIFO
		depth is 8 entries.
		The byte mode – true: an 8-bit
		FIFO data element. The FIFO
		depth is 16 entries.
		depart is to charge.
		Applicable only for devices
		other than PSoC 4000/PSoC
		4100/PSoC 4200.
Ezl2cClockFromTerm	false	When the SCB mode is EZI2C,
		this parameter provides a clock
		terminal to connect a clock
		outside the component.
Ezl2cClockStretching	true	When the SCB mode is EZI2C,
9		this parameter specifies
		whether the SCL is stretched
		while in EZI2C operation.
Ezl2cDataRate	100	When the SCB mode is EZI2C,
		this parameter defines EZI2C
		Data rate in kbps. The standard
		data rates are: 100, 400 and
		1000 kbps.
Ezl2cNumberOfAddresses	1	When the SCB mode is EZI2C,
		this parameter defines the
		number of I2C slave addresses
		that device respond to.
Ezl2cPrimarySlaveAddress	8	When the SCB mode is EZI2C,
		this parameter specifies EZI2C
		primary 7-bits slave address
		(MSB ignored).
Ezl2cSecondarySlaveAddress	9	When the SCB mode is EZI2C,
		this parameter specifies EZI2C
		secondary 7-bits slave address
		(MSB ignored).
		Only applicable when EZI2C
		clock stretching option is set.
Ezl2cSubAddressSize	16	When the SCB mode is EZI2C,
		this parameter specifies the
		maximum size of the slave
		buffer that is exposed to the
		master: 8bits – maximum buffer
		size is 256 bytes, 16 bits –
		maximum buffer size is 65535
F-IO MALA FALLE		bytes.
Ezl2cWakeEnable	false	When the SCB mode is EZI2C,
		this parameter enables wakeup
		from Deep Sleep on I2C
		address match event.



Parameter Name	Value	Description
I2C Bus Voltage	3.3	When the SCB mode is I2C, this
, and the second		parameter specifies the voltage
		applied to the pull-up resistors
		on the I2C bus.
		Only applicable for devices
		Only applicable for devices other than PSoC 4000/PSoC
		4100/PSoC 4200.
I2C Bus Voltage	3.3	When the SCB mode is EZI2C,
		this parameter specifies the
		voltage applied to the pull-up
		resistors on the I2C bus.
		Only applicable for devices
		other than PSoC 4000/PSoC
		4100/PSoC 4200.
I2cAcceptAddress	false	When the SCB mode is I2C, this
·		parameter specifies whether to
		accept the match slave address
		in RX FIFO or not. All slave
		matched addresses are ACKed. The user has to register the
		callback function to handle
		accepted addresses. This
		feature has to be used when
		more than one address support
		is required.
I2cAcceptGeneralCall	false	When the SCB mode is I2C, this
		parameter specifies whether to accept the general call address.
		The general call address is
		ACKed when accepted and
		NAKed otherwise. The user has
		to register the callback function
		to handle the general call address.
I2cByteModeEnable	false	When the SCB mode is I2C, this
IZCDytelviodeEnable	laise	parameter specifies the number
		of bits per FIFO data element.
		The byte mode – false: a 16-bit
		FIFO data element. The FIFO
		depth is 8 entries.
		The byte mode – true: an 8-bit FIFO data element. The FIFO
		depth is 16 entries.
		Applicable only for devices
		other than PSoC 4000/PSoC
10.01.15		4100/PSoC 4200.
I2cClockFromTerm	false	When the SCB mode is I2C, this
		parameter provides a clock terminal to connect a clock
		outside the component.
I2cDataRate	100	When the SCB mode is I2C, this
		parameter specifies the data
		rate in kbps. The standard data
		rates are: 100, 400 and 1000
		kbps.



D (N		EMBEDDED IN TO
Parameter Name	Value	Description
I2cExternIntrHandler	false	When the SCB mode is I2C, this
		parameter specifies whether the I2C interrupt handler is
		configured in SCB_I2CInit().
		This parameter is intended to be
		used by the PM/SM bus
		component. The modification
		parameter default value causes
		I2C mode failures.
I2cManualOversampleControl	true	When the SCB mode is I2C, this
		parameter specifies the method
		of calculating the oversampling as manual or automatic.
I2cMode	Slave	When the SCB mode is I2C, this
Izdivioue	Olave	parameter defines the I2C
		operation mode as: Slave,
		Master, Multi-Master or Multi-
		Master-Slave.
I2cOvsFactor	16	When the SCB mode is I2C, this
		parameter defines the
		oversampling factor of
10-Over Feetend Bark	0	SCBCLK.
I2cOvsFactorHigh	8	When the SCB mode is I2C, this parameter defines the high
		oversampling factor of
		SCBCLK.
		Only applicable for I2C Master
		modes.
I2cOvsFactorLow	8	When the SCB mode is I2C, this
		parameter defines the low
		oversampling factor of
		SCBCLK. Only applicable for I2C Master
		modes.
I2cSlaveAddress	8	When the SCB mode is I2C, this
1200147071441000		parameter specifies the I2C 7-
		bits slave address (MSB
		ignored).
I2cSlaveAddressMask	254	When the SCB mode is I2C, this
		parameter specifies the I2C
		Slave address mask. Bit value 0 – excludes bit from
		address comparison.
		Bit value 1 – the bit needs to
		match with the corresponding
		bit of the I2C slave address.
I2cWakeEnable	false	When the SCB mode is I2C, this
		parameter enables wakeup from
		Deep Sleep on an I2C address
Calabia Cala Tarana La	1	match event.
ScbMisoSdaTxEnable	true	This parameter defines the
		availability of the spi_miso_i2c sda_uart_tx pin.
ScbMode	EZI2C	This parameter defines the
CODIVIDUE	LZIZO	mode of operation for the SCB
		component.
ScbMosiSclRxEnable	true	This parameter defines the
		availability of the spi_mosi_i2c
		scl_uart_rx pin.



Parameter Name	Value	Description
ScbRxWakeIrqEnable	false	This parameter defines the
'		availability of the spi mosi i2c -
		scl_uart_rx_wake pin.
ScbSclkEnable	false	This parameter defines the
		availability of the sclk pin.
ScbSs0Enable	false	This parameter defines the
	12.12.2	availability of the ss0 pin.
ScbSs1Enable	false	This parameter defines the
		availability of the ss1 pin.
ScbSs2Enable	false	This parameter defines the
	12.12.2	availability of the ss2 pin.
ScbSs3Enable	false	This parameter defines the
		availability of the ss3 pin.
Show EZI2C Terminals	false	When the SCB mode is EZI2C,
	12.12.2	this parameter removes internal
		pins and expose signals to
		terminals. The exposed
		terminals must be connected to
		the pins.
Show I2C Terminals	false	When the SCB mode is I2C, this
		parameter removes internal pins
		and expose signals to terminals.
		The exposed terminals must be
		connected to the pins.
Show SPI Terminals	false	When the SCB mode is SPI,
		this parameter removes internal
		pins and expose signals to
		terminals. The exposed
		terminals must be connected to
		the pins or SmartIO component.
Show UART Terminals	false	When the SCB mode is UART,
		this parameter removes internal
		pins and expose signals to
		terminals. The exposed terminals must be connected to
		the pins or SmartIO component.
Clay Data	Foot	·
Slew Rate	Fast	When the SCB mode is EZI2C, this parameter specifies the
		slew rate settings of the I2C
		pins.
		For devices supporting GPIO
		Over-Voltage Tolerance
		(GPIO_OVT) pins, I2C FM+
		options should be used when
		I2C data rate is greater than
		400 kbps. This option also
		requires the I2C bus voltage to
		be defined.Refer to the Device
		Datasheet to determine which
		pins are GPIO_OVT capable.



Parameter Name	Value	Description
Slew Rate	Fast	When the SCB mode is I2C, this
Olew Itale	l ast	parameter specifies the slew
		rate settings of the I2C pins.
		For devices supporting GPIO
		Over-Voltage Tolerance
		(GPIO_OVT) pins, I2C FM+
		options should be used when
		I2C data rate is greater than
		400 kbps. This option also
		requires the I2C bus voltage to
		be defined. Refer to the Device
		Datasheet to determine which
Cu iDi4D - 4 -	4000	pins are GPIO_OVT capable.
SpiBitRate	1000	When the SCB mode is SPI,
		this parameter specifies the Bit
		rate in kbps (up to 8000 kbps);
		the actual rate may differ based
		on available clock frequency
		and component settings. This
		parameter has no effect if the
		Clock from terminal parameter
		is enabled.
SpiBitsOrder	MSB First	When the SCB mode is SPI,
		this parameter defines the bit
		order as: MSB first or LSB first.
SpiByteModeEnable	false	When the SCB mode is SPI,
		this parameter specifies the
		number of bits per FIFO data
		element.
		The byte mode – false: a 16-bit
		FIFO data element. The FIFO
		depth is 8 entries.
		The byte mode – true: an 8-bit
		FIFO data element. The FIFO
		depth is 16 entries.
		Applicable only for devices
		Applicable only for devices
		other than PSoC 4000/PSoC
CuiOla de Fua ma Tarres	£.1.	4100/PSoC 4200.
SpiClockFromTerm	false	When the SCB mode is SPI,
		this parameter provides a clock
		terminal to connect a clock
0 :5 5 : 0 !!		outside the component.
SpiFreeRunningSclk	false	When the SCB mode is SPI,
		this parameter specifies the
		SCLK generation by the master
		as: gated or free running
		(continuous).
		Applicable only for devices
		other than PSoC 4000/PSoC
		4100/PSoC 4200.
	1	1.00/1 000 TZ00.



Parameter Name	Value	Description
SpiInterruptMode	None	When the SCB mode is SPI,
		this parameter specifies the
		interrupt mode. None: Removes
		all interrupt support. Internal:
		Leaves the interrupt SCBIRQ
		inside the component - the
		interrupt terminal becomes
		invisible. External: Provides an
		interrupt terminal to connect an
		interrupt outside the component.
SpiIntrMasterSpiDone	false	When the SCB mode is SPI,
		this parameter enables the
		SCB.INTR_M. SPI_DONE
		interrupt source.
		SCB.INTR_M. SPI_DONE: all
		data are sent into TX FIFO and
		the TX FIFO and the shifter
		register are emptied.
		Only applicable for SPI Master
0 11 4 D E 11	6.1	mode.
SpilntrRxFull	false	When the SCB mode is SPI,
		this parameter enables the
		SCB.INTR_RX.FULL interrupt
		SOURCE.
		SCB.INTR_RX.FULL trigger condition: RX FIFO is full.
CnilntrDyNotEmpty	false	When the SCB mode is SPI,
SpiIntrRxNotEmpty	laise	this parameter enables the
		SCB.INTR RX.NOT EMPTY
		interrupt source.
		SCB.INTR RX.NOT EMPTY
		trigger condition: RX FIFO is not
		empty. There is at least one
		entry to get data from.
SpiIntrRxOverflow	false	When the SCB mode is SPI,
		this parameter enables the
		SCB.INTR RX.OVERFLOW
		interrupt source.
		SCB.INTR_RX.OVERFLOW
		trigger condition: attempt to
		write to a full RX FIFO.
SpiIntrRxTrigger	false	When the SCB mode is SPI,
		this parameter enables the
		SCB.INTR_RX.TRIGGER
		interrupt source.
		SCB.INTR_RX.TRIGGER
		trigger condition: remains active
		until RX FIFO has more entries
		than the value specified by
ChilateDul lade effect	falss	SpiRxTriggerLevel.
SpiIntrRxUnderflow	false	When the SCB mode is SPI,
		this parameter enables the
		SCB.INTR_RX.UNDERFLOW
		interrupt source. SCB.INTR RX.UNDERFLOW
		trigger condition: attempt to
		read from an empty RX FIFO.
		read from an empty tox r iFU.



Parameter Name	Value	Description EMBEDDED IN TO
SpiIntrSlaveBusError	false	When the SCB mode is SPI,
Sp	1555	this parameter enables the
		SCB.INTR_SLAVE.BUS
		ERROR interrupt source.
		SCB.INTR_SLAVE.BUS
		ERROR trigger condition: slave
		select line is deselected at an
		unexpected time in the SPI
		transfer.
		Only applicable for SPI Slave
0.1647.5	£.1	mode.
SpilntrTxEmpty	false	When the SCB mode is SPI,
		this parameter enables the
		SCB.INTR_TX.EMPTY interrupt source.
		SCB.INTR_TX.EMPTY trigger
		condition: TX FIFO is empty.
SpiIntrTxNotFull	false	When the SCB mode is SPI,
	10.00	this parameter enables the
		SCB.INTR_TX.NOT_FULL
		interrupt source.
		SCB.INTR_TX.NOT_FULL
		trigger condition: TX FIFO is not
		full. There is at least one entry
		to put data.
SpiIntrTxOverflow	false	When the SCB mode is SPI,
		this parameter enables the
		SCB.INTR_TX.OVERFLOW
		interrupt source. SCB.INTR_TX.OVERFLOW
		trigger condition: attempt to
		write to a full TX FIFO.
SpiIntrTxTrigger	false	When the SCB mode is SPI,
. 33		this parameter enables the
		SCB.INTR_TX.TRIGGER
		interrupt source.
		SCB.INTR_TX.TRIGGER
		trigger condition: remains active
		until TX FIFO has fewer entries
		than the value specified by SpiTxTriggerLevel.
SpiIntrTxUnderflow	false	When the SCB mode is SPI,
Opinia i Aondeniow	iaise	this parameter enables the
		SCB.INTR TX.UNDERFLOW
		interrupt source.
		SCB.INTR_TX.UNDERFLOW
		trigger condition: attempt to
		read from an empty TX FIFO.
SpiLateMisoSampleEnable	false	When the SCB mode is SPI,
		this parameter enables late
		sampling of the MISO line by
		the master.
SpiMedianFilterEnable	false	When the SCB mode is SPI,
		this parameter applies a digital
		3 tap median filter to the SPI
		input line.



Parameter Name	Value	Description
SpiMode	Slave	When the SCB mode is SPI,
		this parameter selects SPI
		mode of operation as: Slave or
		Master.
SpiNumberOfRxDataBits	8	When the SCB mode is SPI,
		this parameter specifies the
		number of data bits inside the
CraiNurah ar OfC algorithm and	1	SPI byte/word for RX direction. When the SCB mode is SPI,
SpiNumberOfSelectLines	1	this parameter defines the
		number of slave select lines.
		The SPI Slave has only one
		slave select line. The SPI
		Master has up to 4 lines.
SpiNumberOfTxDataBits	8	When the SCB mode is SPI,
		this parameter define the
		number of data bits inside the
		SPI byte/word for TX direction.
SpiOvsFactor	16	When the SCB mode is SPI,
		this parameter defines the
		oversampling factor of
SpiDomovoMico	false	SCBCLK. When the SCB mode is SPI,
SpiRemoveMiso	laise	this parameter removes the
		MISO pin.
SpiRemoveMosi	false	When the SCB mode is SPI,
- CPII (CITIO VOINICEI	10.00	this parameter removes the
		MOSI pin.
SpiRemoveSclk	false	When the SCB mode is SPI,
		this parameter removes the
		SCLK pin.
SpiRxBufferSize	8	When the SCB mode is SPI,
		this parameter defines the size
		of the RX buffer.
SpiRxOutputEnable	false	When the SCB mode is SPI,
		this parameter enables the RX
		trigger output terminal of the component. This terminal must
		be connected to the DMA input
		trigger or left unconnected. Only
		applicable for devices which
		have a DMA controller.
SpiRxTriggerLevel	7	When the SCB mode is SPI,
		this parameter defines the
		number of entries in the RX
		FIFO to control the SCB.INTR
		RX.TRIGGER interrupt event or
SpiSalkMada	CDHV = 0 CDO	RX DMA trigger output.
SpiSclkMode	CPHA = 0, CPOL = 0	When the SCB mode is SPI, this parameter defines the serial
	- 0	clock phase (CPHA) and
		polarity (CPOL).
SpiSs0Polarity	Active Low	When the SCB mode is SPI,
		this parameter specifies active
		polarity of slave select 0.
		Applicable only for devices
		other than PSoC 4000/PSoC
	Ī	4100/PSoC 4200.



Parameter Name	Value	Description
SpiSs1Polarity	Active Low	When the SCB mode is SPI,
Opios II diality	Active Low	this parameter specifies active
		polarity of slave select 1.
		Applicable only for devices
		other than PSoC 4000/PSoC 4100/PSoC 4200.
SpiSs2Polarity	Active Low	When the SCB mode is SPI,
		this parameter specifies active polarity of slave select 2.
		Applicable only for devices other than PSoC 4000/PSoC 4100/PSoC 4200.
SpiSs3Polarity	Active Low	When the SCB mode is SPI, this parameter specifies active polarity of slave select 3.
		Applicable only for devices other than PSoC 4000/PSoC 4100/PSoC 4200.
SpiSubMode	Motorola	When the SCB mode is SPI, this parameter defines the sub mode of the SPI as: Motorola, TI(Start Coincides), TI(Start Precedes), or National Semiconductor.
SpiTransferSeparation	Continuous	When the SCB mode is SPI, this parameter defines the type of SPI transfers separation as: continuous or separated.
SpiTxBufferSize	8	When the SCB mode is SPI, this parameter defines the size of the TX buffer.
SpiTxOutputEnable	false	When the SCB mode is SPI, this parameter enables the TX trigger output terminal of the component. This terminal must be connected to the DMA input trigger or left unconnected. Only applicable for devices which have a DMA controller.
SpiTxTriggerLevel	0	When the SCB mode is SPI, this parameter defines the number of entries in the TX FIFO to control the SCB.INTRTX.TRIGGER interrupt event or TX DMA trigger output.
SpiWakeEnable	false	When the SCB mode is SPI, this parameter enables wakeup from Deep Sleep on slave select event.



Parameter Name	Value	Description
UartByteModeEnable	false	When the SCB mode is UART,
		this parameter specifies the
		number of bits per FIFO data element.
		The byte mode – false: a 16-bit
		FIFO data element. The FIFO depth is 8 entries.
		The byte mode – true: an 8-bit
		FIFO data element. The FIFO depth is 16 entries.
		Applicable only for devices
		other than PSoC 4000/PSoC 4100/PSoC 4200.
UartClockFromTerm	false	When the SCB mode is UART,
		this parameter provides a clock terminal to connect a clock
UartCtsEnable	false	outside the component. When the SCB mode is UART,
Odi (OtsEriable	iaise	this parameter enables the cts input.
		Only applicable for devices other than PSoC 4000/PSoC
		4100/PSoC 4200.
UartCtsPolarity	Active Low	When the SCB mode is UART,
		this parameter specifies active polarity of an input cts signal.
		Only applicable for devices other than PSoC 4000/PSoC 4100/PSoC 4200.
UartDataRate	115200	When the SCB mode is UART,
		this parameter specifies the
		Baud rate in bps (up to 1000
		kbps); the actual rate may differ based on available clock
		frequency and component
		settings. This parameter has no
		effect if the Clock from terminal
11. 15: 6	TV 51	parameter is enabled.
UartDirection	TX + RX	When the SCB mode is UART,
		this parameter enables RX or TX direction or both
		simultaneously.
UartDropOnFrameErr	false	When the SCB mode is UART,
		this parameter defines whether
		the data is dropped from RX
	false	FIFO on a frame error event. When the SCB mode is UART,
UartDropOnParityErr	iaise	this parameter determines
		whether the data is dropped
		from RX FIFO on a parity error
		event.



Parameter Name	Value	Description
UartInterruptMode	None	When the SCB mode is UART,
Cartificiraptivious	None	this parameter specifies the
		interrupt mode. None: Removes
		all interrupt support. Internal:
		Leaves the interrupt SCBIRQ
		inside the component - the
		interrupt terminal becomes
		invisible. External: Provides an
		interrupt terminal to connect an
		interrupt outside component.
UartIntrRxBreakDetected	false	This parameter enables the RX
		break detection interrupt source
		to trigger the interrupt output.
UartIntrRxFrameErr	false	When the SCB mode is UART,
		this parameter enables the
		SCB.INTR_RX.FRAME
		ERROR interrupt source.
		SCB.INTR_RX.FRAME
		ERROR trigger condition: frame
		error in received data frame.
UartIntrRxFull	false	When the SCB mode is UART,
		this parameter enables the
		SCB.INTR_RX.FULL interrupt
		source.
		SCB.INTR_RX.FULL trigger
		condition: RX FIFO is full.
UartIntrRxNotEmpty	false	When the SCB mode is UART,
,	13.12.2	this parameter enables the
		SCB.INTR RX.NOT EMPTY
		interrupt source.
		SCB.INTR RX.NOT EMPTY
		trigger condition: RX FIFO is not
		empty. There is at least one
		entry to get data from.
UartIntrRxOverflow	false	When the SCB mode is UART,
Cartiffer Octobries	14100	this parameter enables the
		SCB.INTR RX.OVERFLOW
		interrupt source.
		SCB.INTR RX.OVERFLOW
		trigger condition: attempt to
		write to a full RX FIFO.
UartIntrRxParityErr	false	When the SCB mode is UART,
	laise	this parameter enables the
		SCB.INTR_RX.PARITY
		ERROR interrupt source.
		SCB.INTR_RX.PARITY
		ERROR trigger condition: parity error in received data frame.
LlouthotuDy/Tuisr	£_1	
UartIntrRxTrigger	false	When the SCB mode is UART,
		this parameter enables the
		SCB.INTR_RX.TRIGGER
		interrupt source.
		SCB.INTR_RX.TRIGGER
		trigger condition: remains active
		until RX FIFO has more entries
		than the value specified by
		UartRxTriggerLevel.



Parameter Name	Value	Description
UartIntrRxUnderflow	false	When the SCB mode is UART,
		this parameter enables the
		SCB.INTR_RX.UNDERFLOW
		interrupt source. SCB.INTR RX.UNDERFLOW
		trigger condition: attempt to
		read from an empty RX FIFO.
UartIntrTxEmpty	false	When the SCB mode is UART,
, canalia,		this parameter enables the
		SCB.INTR_TX.EMPTY interrupt
		source.
		SCB.INTR_TX.EMPTY trigger
UartIntrTxNotFull	false	condition: TX FIFO is empty. When the SCB mode is UART,
Oartinii Exivotruii	laise	this parameter enables the
		SCB.INTR_TX.NOT_FULL
		interrupt source.
		SCB.INTR_TX.NOT_FULL
		trigger condition: TX FIFO is not
		full. There is at least one entry
Lia with the Transport of Land	falsa	to put data.
UartIntrTxOverflow	false	When the SCB mode is UART, this parameter enables the
		SCB.INTR TX.OVERFLOW
		interrupt source.
		SCB.INTR_TX.OVERFLOW
		trigger condition: attempt to
		write to a full TX FIFO.
UartIntrTxTrigger	false	When the SCB mode is UART,
		this parameter enables the SCB.INTR TX.TRIGGER
		interrupt source.
		SCB.INTR TX.TRIGGER
		trigger condition: remains active
		until TX FIFO has fewer entries
		than the value specified by
Llaudiate Ted Laud Davis	false	UartTxTriggerLevel.
UartIntrTxUartDone	false	When the SCB mode is UART, this parameter enables the
		SCB.INTR TX.UART DONE
		interrupt source.
		SCB.INTR_TX.UART_DONE
		trigger condition: all data are
		sent in to TX FIFO and the
		transmit FIFO and the shifter register are emptied.
UartIntrTxUartLostArb	false	When the SCB mode is UART,
Cartifit 1 X Carte CostAib	laise	this parameter enables the
		SCB.INTR_TX.UART_ARB
		LOST interrupt source.
		SCB.INTR_TX.UART_ARB
		LOST trigger condition: UART
		lost arbitration, the value driven on the TX line is not the same
		as the value observed on the
		RX line. This event is useful
		when the transmitter and the
		receiver share a TX/RX line.
		Only applicable for UART
	00/40/0004 47-00	SmartCard mode.



Parameter Name	Value	Description
UartIntrTxUartNack	false	When the SCB mode is UART,
Oattilli i xoaiti vack	laise	this parameter enables the
		SCB.INTR TX.UART NACK
		interrupt source.
		SCB.INTR_TX.UART_NACK
		trigger condition: UART
		transmitter received a negative
		acknowledgement.
		Only applicable for UART
LL of the feet of the standard	6.1.	SmartCard mode.
UartIntrTxUnderflow	false	When the SCB mode is UART,
		this parameter enables the SCB.INTR TX.UNDERFLOW
		interrupt source.
		SCB.INTR TX.UNDERFLOW
		trigger condition: attempt to
		read from an empty TX FIFO.
UartIrdaLowPower	false	When the SCB mode is UART,
		this parameter enables the low
		power receiver option.
		Only applicable for UART IrDA
Hardle L. D. Leiter	NI I	mode.
UartIrdaPolarity	Non-Inverting	When the SCB mode is UART,
		this parameter inverts the incoming RX line signal.
		Only applicable for UART IrDA
		mode.
UartMedianFilterEnable	false	When the SCB mode is UART,
	13.133	this parameter applies a digital
		3 tap median filter to the UART
		input line.
UartMpEnable	false	When the SCB mode is UART,
		this parameter enables the
		UART multi-processor mode.
		Only applicable for UART Standard mode.
LlartMnDv Accent Address	false	When the SCB mode is UART,
UartMpRxAcceptAddress	laise	this parameter define whether to
		put the matched UART address
		into RX FIFO.
		Only applicable for UART multi-
		processor mode.
UartMpRxAddress	2	When the SCB mode is UART,
		this parameter defines the
		UART address.
		Only applicable for UART multi-
UartMpRxAddressMask	255	processor mode. When the SCB mode is UART,
Oai livipr\\Auui essiviask	255	this parameter defines the
		address mask in multi-
		processor operation mode.
		Bit value 0 – excludes bit from
		address comparison.
		Bit value 1 – the bit needs to
		match with the corresponding
		bit of the UART address.
		Only applicable for UART multi-
		processor mode.



Parameter Name	Value	Description
UartNumberOfDataBits	8 bits	When the SCB mode is UART, this parameter defines the number of data bits inside the UART byte/word.
UartNumberOfStopBits	1 bit	When the SCB mode is UART, this parameter defines the number of Stop bits.
UartOvsFactor	12	When the SCB mode is UART, this parameter defines the oversampling factor of SCBCLK.
UartParityType	None	When the SCB mode is UART, this parameter applies UART parity check as Odd or Even or discards the parity entirely.
UartRtsEnable	false	When the SCB mode is UART, this parameter enables the rts output. Applicable only for devices other than PSoC 4000/PSoC 4100/PSoC 4200.
UartRtsPolarity	Active Low	When the SCB mode is UART, this parameter specifies active polarity of the output rts signal. Applicable only for devices other than PSoC 4000/PSoC 4100/PSoC 4200.
UartRtsTriggerLevel	4	When the SCB mode is UART, this parameter specifies the number of entries in the RX FIFO to activate the rts output signal. When the receiver FIFO has fewer entries than the UartRtsTriggerLevel, an rts output signal is activated. Applicable only for devices other than PSoC 4000/PSoC 4100/PSoC 4200.
UartRxBreakWidth	11	This parameter specifies the break width in bits.
UartRxBufferSize	8	When the SCB mode is UART, this parameter defines the size of the RX buffer.
UartRxOutputEnable	false	When the SCB mode is UART, this parameter enables the RX trigger output terminal of the component. This terminal must be connected to the DMA input trigger or left unconnected. Only applicable for devices which have a DMA controller.



Parameter Name	Value	Description
	value 7	Description
UartRxTriggerLevel	/	When the SCB mode is UART,
		this parameter defines the number of entries in the RX
		FIFO to trigger control the SCB.INTR RX.TRIGGER
		_
		interrupt event or RX DMA trigger output.
LlandCoa CandDato OaNaala	foloo	
UartSmCardRetryOnNack	false	When the SCB mode is UART,
		this parameter defines whether
		to send a message again when
		a NACK response is received.
		Only applicable for UART SmartCard mode.
L La vid Coola Marada	Otan dand	
UartSubMode	Standard	When the SCB mode is UART,
		this parameter defines the sub
		mode of UART as: Standard, SmartCard or IrDA.
H (T D (O	•	_
UartTxBufferSize	8	When the SCB mode is UART,
		this parameter defines the size
		of the TX buffer.
UartTxOutputEnable	false	When the SCB mode is UART,
		this parameter enables the TX
		trigger output terminal of the
		component. This terminal must
		be connected to the DMA input
		trigger or left unconnected. Only
		applicable for devices which
HardTo-Trianged and	0	have a DMA controller.
UartTxTriggerLevel	0	When the SCB mode is UART,
		this parameter defines the
		number of entries in the TX
		FIFO to control the SCB.INTR
		TX.TRIGGER interrupt event or
Lieut\A/elie Eurelie	f. I.	TX DMA trigger output.
UartWakeEnable	false	When the SCB mode is UART,
		this parameter enables the
		wakeup from Deep Sleep on
		start bit event. The actual
		wakeup source is RX GPIO.
		The skip start UART feature
		allows it to continue receiving bytes.
Hear Comments		,
User Comments		Instance-specific comments.

8.2.2 Instance SPI

Description: Serial Communication Block (SCB)

Instance type: SCB_P4 [v4.0]

Datasheet: online component datasheet for SCB_P4

Table 15. Component Parameters for SPI



Parameter Name	Value	Description
Ezl2cByteModeEnable	false	When the SCB mode is EZI2C,
		this parameter specifies the
		number of bits per FIFO data
		element. The byte mode – false: a 16-bit
		FIFO data element. The FIFO
		depth is 8 entries.
		The byte mode – true: an 8-bit
		FIFO data element. The FIFO
		depth is 16 entries.
		·
		Applicable only for devices
		other than PSoC 4000/PSoC
		4100/PSoC 4200.
Ezl2cClockFromTerm	false	When the SCB mode is EZI2C,
		this parameter provides a clock
		terminal to connect a clock
		outside the component.
Ezl2cClockStretching	true	When the SCB mode is EZI2C,
		this parameter specifies
		whether the SCL is stretched
F-10-D-4-D-4-	400	while in EZI2C operation.
Ezl2cDataRate	100	When the SCB mode is EZI2C,
		this parameter defines EZI2C Data rate in kbps. The standard
		data rates are: 100, 400 and
		1000 kbps.
Ezl2cNumberOfAddresses	1	When the SCB mode is EZI2C,
EZIZOI (diliber ell) (ddi edded	·	this parameter defines the
		number of I2C slave addresses
		that device respond to.
Ezl2cPrimarySlaveAddress	8	When the SCB mode is EZI2C,
•		this parameter specifies EZI2C
		primary 7-bits slave address
		(MSB ignored).
Ezl2cSecondarySlaveAddress	9	When the SCB mode is EZI2C,
		this parameter specifies EZI2C
		secondary 7-bits slave address
		(MSB ignored).
		Only applicable when EZI2C
	0	clock stretching option is set.
Ezl2cSubAddressSize	8	When the SCB mode is EZI2C,
		this parameter specifies the maximum size of the slave
		buffer that is exposed to the
		master: 8bits – maximum buffer
		size is 256 bytes, 16 bits –
		maximum buffer size is 65535
		bytes.
Ezl2cWakeEnable	false	When the SCB mode is EZI2C,
		this parameter enables wakeup
		from Deep Sleep on I2C
		address match event.



Parameter Name	Value	Description
I2C Bus Voltage	3.3	When the SCB mode is I2C, this
120 Bus Vollage	0.0	parameter specifies the voltage
		applied to the pull-up resistors
		on the I2C bus.
		Only applicable for devices
		other than PSoC 4000/PSoC
		4100/PSoC 4200.
I2C Bus Voltage	3.3	When the SCB mode is EZI2C,
		this parameter specifies the
		voltage applied to the pull-up resistors on the I2C bus.
		resistors on the 120 bus.
		Only applicable for devices
		other than PSoC 4000/PSoC
		4100/PSoC 4200.
I2cAcceptAddress	false	When the SCB mode is I2C, this
		parameter specifies whether to
		accept the match slave address
		in RX FIFO or not. All slave
		matched addresses are ACKed.
		The user has to register the callback function to handle
		accepted addresses. This
		feature has to be used when
		more than one address support
		is required.
I2cAcceptGeneralCall	false	When the SCB mode is I2C, this
		parameter specifies whether to
		accept the general call address.
		The general call address is
		ACKed when accepted and
		NAKed otherwise. The user has
		to register the callback function to handle the general call
		address.
I2cByteModeEnable	false	When the SCB mode is I2C, this
IZOBY (CINICACE HABIC	laico	parameter specifies the number
		of bits per FIFO data element.
		The byte mode – false: a 16-bit
		FIFO data element. The FIFO
		depth is 8 entries.
		The byte mode – true: an 8-bit
		FIFO data element. The FIFO
		depth is 16 entries.
		Applicable only for devices
		other than PSoC 4000/PSoC
		4100/PSoC 4200.
I2cClockFromTerm	false	When the SCB mode is I2C, this
		parameter provides a clock
		terminal to connect a clock
		outside the component.
I2cDataRate	100	When the SCB mode is I2C, this
		parameter specifies the data
		rate in kbps. The standard data
		rates are: 100, 400 and 1000 kbps.
		ոսր <u></u> թ.



Parameter Name	Value	Description
I2cExternIntrHandler I2cManualOversampleControl	false	When the SCB mode is I2C, this parameter specifies whether the I2C interrupt handler is configured in SCB_I2CInit(). This parameter is intended to be used by the PM/SM bus component. The modification parameter default value causes I2C mode failures. When the SCB mode is I2C, this
12CivianuaiOversampieControl	liue	parameter specifies the method of calculating the oversampling as manual or automatic.
I2cMode	Slave	When the SCB mode is I2C, this parameter defines the I2C operation mode as: Slave, Master, Multi-Master or Multi-Master-Slave.
I2cOvsFactor	16	When the SCB mode is I2C, this parameter defines the oversampling factor of SCBCLK.
I2cOvsFactorHigh	8	When the SCB mode is I2C, this parameter defines the high oversampling factor of SCBCLK. Only applicable for I2C Master modes.
I2cOvsFactorLow	8	When the SCB mode is I2C, this parameter defines the low oversampling factor of SCBCLK. Only applicable for I2C Master modes.
I2cSlaveAddress	8	When the SCB mode is I2C, this parameter specifies the I2C 7-bits slave address (MSB ignored).
I2cSlaveAddressMask	254	When the SCB mode is I2C, this parameter specifies the I2C Slave address mask. Bit value 0 – excludes bit from address comparison. Bit value 1 – the bit needs to match with the corresponding bit of the I2C slave address.
I2cWakeEnable	false	When the SCB mode is I2C, this parameter enables wakeup from Deep Sleep on an I2C address match event.
ScbMisoSdaTxEnable	true	This parameter defines the availability of the spi_miso_i2csda_uart_tx pin.
ScbMode	SPI	This parameter defines the mode of operation for the SCB component.
ScbMosiSclRxEnable	true	This parameter defines the availability of the spi_mosi_i2cscl_uart_rx pin.



ScbRxWakeIrqEnable false	Parameter Name	Value	Description
availability of the spi_mosi_i2c_scl_uart_x_wake pin. ScbSclKEnable false This parameter defines the availability of the sclk pin. This parameter defines the availability of the sclk pin. ScbSs0Enable false This parameter defines the availability of the ss0 pin. ScbSs1Enable false This parameter defines the availability of the ss2 pin. ScbSs2Enable false This parameter defines the availability of the ss2 pin. ScbSs3Enable false This parameter defines the availability of the ss3 pin. ScbSs3Enable false This parameter defines the availability of the ss3 pin. ScbSs3Enable false When the SCB mode is EZI2C, this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins. Show I2C Terminals false When the SCB mode is I2C, this parameter removes internal pins and expose signals to terminals must be connected to the pins. Show SPI Terminals false When the SCB mode is SPI, this parameter removes internal pins and expose signals to terminals must be connected to the pins. Show UART Terminals false When the SCB mode is UART, this parameter removes internal pins and expose signals to terminals must be connected to the pins or SmartIO component. Show UART Terminals False When the SCB mode is UART, this parameter removes internal pins and expose signals to terminals must be connected to the pins or SmartIO component. Show UART Terminals Fast When the SCB mode is UART, this parameter removes internal pins and expose signals to terminals must be connected to the pins or SmartIO component. For devices supporting GPIO Over-Voltage Tolerance (GPIO_OVT) pins, I2C FM+ options should be used when I2C data rate is greater than 400 kbps. This option also requires the I2C bus voltage to be defined. Refer to the Device Datasheet to determine which			•
ScDSclkEnable false false This parameter defines the availability of the sclk pin. ScbSs0Enable false This parameter defines the availability of the ss0 pin. ScbSs1Enable false This parameter defines the availability of the ss1 pin. ScbSs2Enable false This parameter defines the availability of the ss2 pin. ScbSs3Enable false This parameter defines the availability of the ss2 pin. ScbSs3Enable false This parameter defines the availability of the ss3 pin. Show EZI2C Terminals false When the SCB mode is EZI2C, this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins. Show I2C Terminals false When the SCB mode is Scl2C, this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins. Show SPI Terminals false When the SCB mode is SPI, this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins. Show UART Terminals false When the SCB mode is SPI, this parameter removes internal pins and expose signals to terminals must be connected to the pins or SmartI0 component. Show UART Terminals false When the SCB mode is EZI2C, this parameter removes internal pins and expose signals to terminals must be connected to the pins or SmartI0 component. Show UART terminals Fast When the SCB mode is EZI2C, this parameter removes internal pins and expose signals to terminals must be connected to the pins or SmartI0 component. Slew Rate Fast When the SCB mode is EZI2C, this parameter removes internal pins and expose signals to terminals must be connected to the pins or SmartI0 component. For devices supporting GPIO Over-Voltage Tolerance (GPIO_OVT) pins, I2C FM+ options should be used when I2C data rate is greater than 400 kbps. This option also requires the I2C bus voltage to be defined. Refer to the Device Datasheet to determine which	'		
ScbSs0Enable false This parameter defines the availability of the sclk pin. ScbSs1Enable false This parameter defines the availability of the ss0 pin. ScbSs2Enable false This parameter defines the availability of the ss1 pin. ScbSs2Enable false This parameter defines the availability of the ss2 pin. ScbSs3Enable false This parameter defines the availability of the ss2 pin. Show EZI2C Terminals false When the SCB mode is EZI2C, this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins. Show I2C Terminals false When the SCB mode is I2C, this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins. Show SPI Terminals false When the SCB mode is SPI, this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins or SmartIC component. Show UART Terminals false When the SCB mode is UART, this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins or SmartIC component. Show UART Terminals false When the SCB mode is UART, this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins or SmartIC component. Show UART Terminals false When the SCB mode is EZI2C, this parameter specifies the slew rate settings of the I2C pins. For devices supporting GPIC Over-Voltage Tolerance (GPIC) OVT) pins, I2C FM+ options should be used when I2C data rate is greater than 400 kbps. This option also requires the I2C bus voltage to be defined. Refer to the Device Datasheet to determine which			scl_uart_rx_wake pin.
ScbSs0Enable false	ScbSclkEnable	false	This parameter defines the
ScbSs1Enable false This parameter defines the availability of the ss0 pin. ScbSs2Enable false This parameter defines the availability of the ss1 pin. ScbSs3Enable false This parameter defines the availability of the ss2 pin. ScbSs3Enable false This parameter defines the availability of the ss2 pin. Show EZI2C Terminals false When the SCB mode is EZI2C, this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins. Show I2C Terminals false When the SCB mode is I2C, this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins. Show SPI Terminals false When the SCB mode is SPI, this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins. Show UART Terminals false When the SCB mode is UART, this parameter removes internal pins and expose signals to terminals must be connected to the pins or SmartIO component. Show UART Terminals false When the SCB mode is UART, this parameter removes internal pins and expose signals to terminals must be connected to the pins or SmartIO component. Show UART Terminals false When the SCB mode is EZIZC, this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins or SmartIO component. Slew Rate Fast When the SCB mode is EZIZC, this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins or SmartIO component. Slew Rate Legical Reference of the IZC of this parameter removes internal pins and expose signals to terminals must be connected to the pins or SmartIO component. Slew Rate Legical Reference of the IZC of this parameter removes internal pins and expose signals to terminals must be connected to the pins or SmartIO component. Slew Rate Legical Reference of the IZC of this parameter removes internal pins and expose signals to terminals must be connected to the pins or Smar			availability of the sclk pin.
ScbSs1Enable	ScbSs0Enable	false	This parameter defines the
ScbSs2Enable false false This parameter defines the availability of the ss2 pin. ScbSs3Enable false This parameter defines the availability of the ss2 pin. Show EZI2C Terminals false When the SCB mode is EZI2C, this parameter removes internal pins and expose signals to terminals must be connected to the pins. Show I2C Terminals false When the SCB mode is I2C, this parameter removes internal pins and expose signals to terminals must be connected to the pins. Show SPI Terminals false When the SCB mode is SPI, this parameter removes internal pins and expose signals to terminals must be connected to the pins. Show SPI Terminals false When the SCB mode is SPI, this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins or SmartIO component. Show UART Terminals false When the SCB mode is UART, this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins or SmartIO component. Slew Rate Fast When the SCB mode is EZI2C, this parameter specifies the slew rate settings of the I2C pins. For devices supporting GPIO Over-Voltage Tolerance (GPIO_OVT) pins, I2C FM+ options should be used when I2C data rate is greater than 400 kbps. This option also requires the I2C bus voltage to be defined. Refer to the Device Datasheet to determine which			
ScbSs2Enable false This parameter defines the availability of the ss2 pin. ScbSs3Enable false This parameter defines the availability of the ss3 pin. Show EZI2C Terminals false When the SCB mode is EZI2C, this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins. Show I2C Terminals false When the SCB mode is I2C, this parameter removes internal pins and expose signals to terminals must be connected to the pins. Show SPI Terminals false When the SCB mode is SPI, this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins or SmartIO component. Show UART Terminals false When the SCB mode is UART, this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins or SmartIO component. Show UART Terminals false When the SCB mode is UART, this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins or SmartIO component. Slew Rate Fast When the SCB mode is EZI2C, this parameter specifies the slew rate settings of the I2C pins. For devices supporting GPIO Over-Voltage Tolerance (GPIO_OVT) pins, I2C FM+ options should be used when I2C data rate is greater than 400 kbps. This option also requires the I2C bus voltage to be defined. Refer to the Device Datasheet to determine which	ScbSs1Enable	false	•
ScbSs3Enable false false This parameter defines the availability of the ss3 pin. Show EZI2C Terminals false When the SCB mode is EZI2C, this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins. Show I2C Terminals false When the SCB mode is I2C, this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins. Show SPI Terminals false When the SCB mode is SPI, this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins or SmartIO component. Show UART Terminals false When the SCB mode is UART, this parameter removes internal pins and expose signals to terminals must be connected to the pins or SmartIO component. Slew Rate Fast When the SCB mode is UART, this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins or SmartIO component. Slew Rate Fast When the SCB mode is EZI2C, this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins or SmartIO component. Slew Rate Fast When the SCB mode is EZI2C, this parameter specifies the slew rate settings of the I2C pins. For devices supporting GPIO Over-Voltage Tolerance (GPIO_OVT) pins, I2C FM+ options should be used when I2C data rate is greater than 400 kbps. This option also requires the I2C bus voltage to be defined. Refer to the Device Datasheet to determine which			·
Schow EZI2C Terminals	ScbSs2Enable	false	•
Show EZI2C Terminals false When the SCB mode is EZI2C, this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins. Show I2C Terminals false When the SCB mode is I2C, this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins. Show SPI Terminals false When the SCB mode is SPI, this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins. Show UART Terminals false When the SCB mode is SPI, this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins or SmartIO component. Show UART Terminals false When the SCB mode is UART, this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins or SmartIO component. Slew Rate Fast When the SCB mode is EZI2C, this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins or SmartIO component. For devices supporting GPIO Over-Voltage Tolerance (GPIO_OVT) pins, I2C FM+ options should be used when I2C data rate is greater than 400 kbps. This option also requires the I2C bus voltage to be defined. Refer to the Device Datasheet to determine which			
Show EZI2C Terminals false When the SCB mode is EZI2C, this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins. Show I2C Terminals false When the SCB mode is I2C, this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins. Show SPI Terminals false When the SCB mode is SPI, this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins or SmartIO component. Show UART Terminals false When the SCB mode is SPI, this parameter removes internal pins and expose signals to terminals must be connected to the pins or SmartIO component. When the SCB mode is UART, this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins or SmartIO component. Slew Rate Fast When the SCB mode is LART, this parameter specifies the slew rate settings of the I2C pins. For devices supporting GPIO Over-Voltage Tolerance (GPIO_OVT) pins, I2C FM+ options should be used when I2C data rate is greater than 400 kbps. This option also requires the I2C bus voltage to be defined, Refer to the Device Datasheet to determine which	ScbSs3Enable	false	•
this parameter removes internal pins and expose signals to terminals must be connected to the pins. Show I2C Terminals false Men the SCB mode is I2C, this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins. Show SPI Terminals false When the SCB mode is SPI, this parameter removes internal pins and expose signals to terminals. The exposed terminals. The exposed terminals must be connected to the pins or SmartIO component. Show UART Terminals false When the SCB mode is UART, this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins or SmartIO component. Slew Rate Fast When the SCB mode is UART, this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins or SmartIO component. Slew Rate Fast When the SCB mode is EZI2C, this parameter specifies the slew rate settings of the I2C pins. For devices supporting GPIO Over-Voltage Tolerance (GPIO_OVT) pins, I2C FM+ options should be used when I2C data rate is greater than 400 kbps. This option also requires the I2C bus voltage to be defined. Refer to the Device Datasheet to determine which			<u> </u>
pins and expose signals to terminals. The exposed terminals must be connected to the pins. Show I2C Terminals false When the SCB mode is I2C, this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins. Show SPI Terminals false When the SCB mode is SPI, this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins or SmartIO component. Show UART Terminals false When the SCB mode is UART, this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins or SmartIO component. Show UART Terminals False When the SCB mode is UART, this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins or SmartIO component. When the SCB mode is UART, this parameter specifies the slew rate settings of the I2C pins. For devices supporting GPIO Over-Voltage Tolerance (GPIO_OVT) pins, I2C FM+ options should be used when I2C data rate is greater than 400 kbps. This option also requires the I2C bus voltage to be defined. Refer to the Device Datasheet to determine which	Show EZI2C Terminals	false	· ·
terminals. The exposed terminals must be connected to the pins. Show I2C Terminals false When the SCB mode is I2C, this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins. Show SPI Terminals false When the SCB mode is SPI, this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins or SmartIO component. Show UART Terminals false When the SCB mode is UART, this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins or SmartIO component. Slew Rate Fast When the SCB mode is EZI2C, this parameter specifies the slew rate settings of the I2C pins. For devices supporting GPIO Over-Voltage Tolerance (GPIO_OVT) pins, I2C FM+ options should be used when I2C data rate is greater than 400 kbps. This option also requires the I2C bus voltage to be defined. Refer to the Device Datasheet to determine which			·
terminals must be connected to the pins. Show I2C Terminals false When the SCB mode is I2C, this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins. Show SPI Terminals false When the SCB mode is SPI, this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins or SmartIO component. Show UART Terminals false When the SCB mode is UART, this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins or SmartIO component. Slew Rate Fast When the SCB mode is SPI, this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins or SmartIO component. Slew Rate Fast When the SCB mode is UART, this parameter removes internal pins and expose signals to terminals must be connected to the pins or SmartIO component. Slew Rate Fast When the SCB mode is SPI, this parameter removes internal pins and expose signals to terminals must be connected to the pins or SmartIO component. Slew Rate Fast When the SCB mode is SPI, this parameter removes internal pins and expose signals to terminals must be connected to the pins or SmartIO component. Slew Rate Fast When the SCB mode is SPI, this parameter removes internal pins and expose signals to terminals must be connected to the pins or SmartIO component. Slew Rate eminals must be connected to the pins or SmartIO component. Slew Rate eminals must be connected to the pins or SmartIO component. Slew Rate eminals must be connected to the pins or SmartIO component. Slew Rate eminals must be connected to the pins or SmartIO component. Slew Rate eminals must be connected to the pins or SmartIO component. Slew Rate eminals must be connected to the pins or SmartIO component. Slew Rate eminals must be connected to the pins or SmartIO component.			
Show I2C Terminals false When the SCB mode is I2C, this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins. Show SPI Terminals false When the SCB mode is SPI, this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins or SmartIO component. Show UART Terminals false When the SCB mode is UART, this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins or SmartIO component. Slew Rate Fast When the SCB mode is EZI2C, this parameter specifies the slew rate settings of the I2C pins. For devices supporting GPIO Over-Voltage Tolerance (GPIO_OVT) pins, I2C FM+ options should be used when I2C data rate is greater than 400 kbps. This option also requires the I2C bus voltage to be defined. Refer to the Device Datasheet to determine which			
Show I2C Terminals false When the SCB mode is I2C, this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins. Show SPI Terminals false When the SCB mode is SPI, this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins or SmartIO component. Show UART Terminals false When the SCB mode is UART, this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins or SmartIO component. Siew Rate Fast When the SCB mode is EZI2C, this parameter removes internal pins and expose signals to terminals must be connected to the pins or SmartIO component. Siew Rate Fast When the SCB mode is UART, this parameter removes internal pins and expose signals to terminals must be connected to the pins or SmartIO component. Siew Rate Fast When the SCB mode is UART, this parameter removes internal pins and expose signals to terminals must be connected to the pins or SmartIO component. Siew Rate Fast When the SCB mode is UART, this parameter removes internal pins and expose signals to terminals must be connected to the pins or SmartIO component. Siew Rate Fast When the SCB mode is UART, this parameter removes internal pins and expose signals to terminals must be connected to the pins or SmartIO component. Siew Rate Fast When the SCB mode is UART, this parameter removes internal pins and expose signals to terminals must be connected to the pins or SmartIO component. Siew Rate Fast When the SCB mode is UART, this parameter removes internal pins and expose signals to terminals must be connected to the pins or SmartIO component.			
parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins. Show SPI Terminals false When the SCB mode is SPI, this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins or SmartIO component. Show UART Terminals false When the SCB mode is UART, this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins or SmartIO component. Slew Rate Fast When the SCB mode is EZI2C, this parameter specifies the slew rate settings of the I2C pins. For devices supporting GPIO Over-Voltage Tolerance (GPIO_OVT) pins, I2C FM+ options should be used when I2C data rate is greater than 400 kbps. This option also requires the I2C bus voltage to be defined. Refer to the Device Datasheet to determine which	Show I2C Terminals	false	· · · · · · · · · · · · · · · · · · ·
and expose signals to terminals. The exposed terminals must be connected to the pins. Show SPI Terminals false false When the SCB mode is SPI, this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins or SmartIO component. Show UART Terminals false When the SCB mode is UART, this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins or SmartIO component. Slew Rate Fast When the SCB mode is EZI2C, this parameter specifies the slew rate settings of the I2C pins. For devices supporting GPIO Over-Voltage Tolerance (GPIO_OVT) pins, I2C FM+ options should be used when I2C data rate is greater than 400 kbps. This option also requires the I2C bus voltage to be defined.Refer to the Device Datasheet to determine which	Chew 120 Terminals	laise	· ·
Show SPI Terminals false Mhen the SCB mode is SPI, this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins or SmartIO component. Show UART Terminals false Mhen the SCB mode is UART, this parameter removes internal pins and expose signals to terminals must be connected to the pins or SmartIO component. When the SCB mode is UART, this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins or SmartIO component. Slew Rate Fast When the SCB mode is EZI2C, this parameter specifies the slew rate settings of the I2C pins. For devices supporting GPIO Over-Voltage Tolerance (GPIO_OVT) pins, I2C FM+ options should be used when I2C data rate is greater than 400 kbps. This option also requires the I2C bus voltage to be defined.Refer to the Device Datasheet to determine which			
Show SPI Terminals false When the SCB mode is SPI, this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins or SmartIO component. Show UART Terminals false When the SCB mode is UART, this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins or SmartIO component. Slew Rate Fast When the SCB mode is EZI2C, this parameter specifies the slew rate settings of the I2C pins. For devices supporting GPIO Over-Voltage Tolerance (GPIO_OVT) pins, I2C FM+ options should be used when I2C data rate is greater than 400 kbps. This option also requires the I2C bus voltage to be defined. Refer to the Device Datasheet to determine which			
this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins or SmartIO component. Show UART Terminals false Mhen the SCB mode is UART, this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins or SmartIO component. Slew Rate Fast When the SCB mode is EZI2C, this parameter specifies the slew rate settings of the I2C pins. For devices supporting GPIO Over-Voltage Tolerance (GPIO_OVT) pins, I2C FM+ options should be used when I2C data rate is greater than 400 kbps. This option also requires the I2C bus voltage to be defined.Refer to the Device Datasheet to determine which			•
pins and expose signals to terminals. The exposed terminals must be connected to the pins or SmartIO component. Show UART Terminals false When the SCB mode is UART, this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins or SmartIO component. Slew Rate Fast When the SCB mode is EZI2C, this parameter specifies the slew rate settings of the I2C pins. For devices supporting GPIO Over-Voltage Tolerance (GPIO_OVT) pins, I2C FM+ options should be used when I2C data rate is greater than 400 kbps. This option also requires the I2C bus voltage to be defined.Refer to the Device Datasheet to determine which	Show SPI Terminals	false	When the SCB mode is SPI,
terminals. The exposed terminals must be connected to the pins or SmartIO component. Show UART Terminals false When the SCB mode is UART, this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins or SmartIO component. When the SCB mode is EZI2C, this parameter specifies the slew rate settings of the I2C pins. For devices supporting GPIO Over-Voltage Tolerance (GPIO_OVT) pins, I2C FM+ options should be used when I2C data rate is greater than 400 kbps. This option also requires the I2C bus voltage to be defined.Refer to the Device Datasheet to determine which			
terminals must be connected to the pins or SmartIO component. Show UART Terminals false When the SCB mode is UART, this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins or SmartIO component. Slew Rate Fast When the SCB mode is EZI2C, this parameter specifies the slew rate settings of the I2C pins. For devices supporting GPIO Over-Voltage Tolerance (GPIO_OVT) pins, I2C FM+ options should be used when I2C data rate is greater than 400 kbps. This option also requires the I2C bus voltage to be defined.Refer to the Device Datasheet to determine which			
Show UART Terminals false When the SCB mode is UART, this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins or SmartIO component. Slew Rate Fast When the SCB mode is EZI2C, this parameter specifies the slew rate settings of the I2C pins. For devices supporting GPIO Over-Voltage Tolerance (GPIO_OVT) pins, I2C FM+ options should be used when I2C data rate is greater than 400 kbps. This option also requires the I2C bus voltage to be defined.Refer to the Device Datasheet to determine which			
Show UART Terminals false When the SCB mode is UART, this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins or SmartIO component. Slew Rate Fast When the SCB mode is EZI2C, this parameter specifies the slew rate settings of the I2C pins. For devices supporting GPIO Over-Voltage Tolerance (GPIO_OVT) pins, I2C FM+ options should be used when I2C data rate is greater than 400 kbps. This option also requires the I2C bus voltage to be defined.Refer to the Device Datasheet to determine which			
this parameter removes internal pins and expose signals to terminals. The exposed terminals must be connected to the pins or SmartIO component. Slew Rate Fast When the SCB mode is EZI2C, this parameter specifies the slew rate settings of the I2C pins. For devices supporting GPIO Over-Voltage Tolerance (GPIO_OVT) pins, I2C FM+ options should be used when I2C data rate is greater than 400 kbps. This option also requires the I2C bus voltage to be defined.Refer to the Device Datasheet to determine which	Ob and HADT To make also	f.1.	
pins and expose signals to terminals. The exposed terminals must be connected to the pins or SmartIO component. Slew Rate Fast When the SCB mode is EZI2C, this parameter specifies the slew rate settings of the I2C pins. For devices supporting GPIO Over-Voltage Tolerance (GPIO_OVT) pins, I2C FM+ options should be used when I2C data rate is greater than 400 kbps. This option also requires the I2C bus voltage to be defined.Refer to the Device Datasheet to determine which	Snow UART Terminals	taise	
terminals. The exposed terminals must be connected to the pins or SmartIO component. Slew Rate Fast When the SCB mode is EZI2C, this parameter specifies the slew rate settings of the I2C pins. For devices supporting GPIO Over-Voltage Tolerance (GPIO_OVT) pins, I2C FM+ options should be used when I2C data rate is greater than 400 kbps. This option also requires the I2C bus voltage to be defined.Refer to the Device Datasheet to determine which			
terminals must be connected to the pins or SmartIO component. Slew Rate Fast When the SCB mode is EZI2C, this parameter specifies the slew rate settings of the I2C pins. For devices supporting GPIO Over-Voltage Tolerance (GPIO_OVT) pins, I2C FM+ options should be used when I2C data rate is greater than 400 kbps. This option also requires the I2C bus voltage to be defined.Refer to the Device Datasheet to determine which			
the pins or SmartIO component. Slew Rate Fast When the SCB mode is EZI2C, this parameter specifies the slew rate settings of the I2C pins. For devices supporting GPIO Over-Voltage Tolerance (GPIO_OVT) pins, I2C FM+ options should be used when I2C data rate is greater than 400 kbps. This option also requires the I2C bus voltage to be defined.Refer to the Device Datasheet to determine which			·
Slew Rate Fast When the SCB mode is EZI2C, this parameter specifies the slew rate settings of the I2C pins. For devices supporting GPIO Over-Voltage Tolerance (GPIO_OVT) pins, I2C FM+ options should be used when I2C data rate is greater than 400 kbps. This option also requires the I2C bus voltage to be defined.Refer to the Device Datasheet to determine which			
this parameter specifies the slew rate settings of the I2C pins. For devices supporting GPIO Over-Voltage Tolerance (GPIO_OVT) pins, I2C FM+ options should be used when I2C data rate is greater than 400 kbps. This option also requires the I2C bus voltage to be defined.Refer to the Device Datasheet to determine which	Slew Rate	Fast	
pins. For devices supporting GPIO Over-Voltage Tolerance (GPIO_OVT) pins, I2C FM+ options should be used when I2C data rate is greater than 400 kbps. This option also requires the I2C bus voltage to be defined.Refer to the Device Datasheet to determine which			· ·
For devices supporting GPIO Over-Voltage Tolerance (GPIO_OVT) pins, I2C FM+ options should be used when I2C data rate is greater than 400 kbps. This option also requires the I2C bus voltage to be defined.Refer to the Device Datasheet to determine which			slew rate settings of the I2C
Over-Voltage Tolerance (GPIO_OVT) pins, I2C FM+ options should be used when I2C data rate is greater than 400 kbps. This option also requires the I2C bus voltage to be defined.Refer to the Device Datasheet to determine which			
(GPIO_OVT) pins, I2C FM+ options should be used when I2C data rate is greater than 400 kbps. This option also requires the I2C bus voltage to be defined.Refer to the Device Datasheet to determine which			
options should be used when I2C data rate is greater than 400 kbps. This option also requires the I2C bus voltage to be defined.Refer to the Device Datasheet to determine which			
l2C data rate is greater than 400 kbps. This option also requires the I2C bus voltage to be defined.Refer to the Device Datasheet to determine which			
400 kbps. This option also requires the I2C bus voltage to be defined.Refer to the Device Datasheet to determine which			
requires the I2C bus voltage to be defined.Refer to the Device Datasheet to determine which			
be defined.Refer to the Device Datasheet to determine which			
Datasheet to determine which			
pins are GPIO_OVT capable.			
			pins are GPIO_OVT capable.



Parameter Name	Value	Description
Slew Rate	Fast	When the SCB mode is I2C, this
		parameter specifies the slew
		rate settings of the I2C pins.
		For devices supporting GPIO
		Over-Voltage Tolerance
		(GPIO_OVT) pins, I2C FM+
		options should be used when
		I2C data rate is greater than
		400 kbps. This option also
		requires the I2C bus voltage to
		be defined. Refer to the Device
		Datasheet to determine which
		pins are GPIO_OVT capable.
SpiBitRate	1000	When the SCB mode is SPI,
Opibilitate	1000	this parameter specifies the Bit
		rate in kbps (up to 8000 kbps);
		the actual rate may differ based
		on available clock frequency
		and component settings. This
		parameter has no effect if the
		Clock from terminal parameter
		is enabled.
CniDitaOrdor	MSB First	When the SCB mode is SPI,
SpiBitsOrder	MSB FIISI	· 1
		this parameter defines the bit
0.10 + 14 + 5 + 14		order as: MSB first or LSB first.
SpiByteModeEnable	false	When the SCB mode is SPI,
		this parameter specifies the
		number of bits per FIFO data
		element.
		The byte mode – false: a 16-bit
		FIFO data element. The FIFO
		depth is 8 entries.
		The byte mode – true: an 8-bit
		FIFO data element. The FIFO
		depth is 16 entries.
		Ameliaahla amkufan dayisaa
		Applicable only for devices
		other than PSoC 4000/PSoC
0.:0115	6.1	4100/PSoC 4200.
SpiClockFromTerm	false	When the SCB mode is SPI,
		this parameter provides a clock
		terminal to connect a clock
	1	outside the component.
SpiFreeRunningSclk	false	When the SCB mode is SPI,
		this parameter specifies the
		SCLK generation by the master
		as: gated or free running
		(continuous).
		Applicable only for devices
		other than PSoC 4000/PSoC
		4100/PSoC 4200.



Parameter Name	Value	Description EMBEDDED IN TO
SpilnterruptMode	None	When the SCB mode is SPI,
		this parameter specifies the
		interrupt mode. None: Removes
		all interrupt support. Internal:
		Leaves the interrupt SCBIRQ
		inside the component - the
		interrupt terminal becomes invisible. External: Provides an
		interrupt terminal to connect an
		interrupt outside the component.
SpiIntrMasterSpiDone	false	When the SCB mode is SPI,
- Spilliti Madior SpiBorio	laide	this parameter enables the
		SCB.INTR M. SPI DONE
		interrupt source.
		SCB.INTR_M. SPI_DONE: all
		data are sent into TX FIFO and
		the TX FIFO and the shifter
		register are emptied.
		Only applicable for SPI Master
Outlet De Fall	f.1.	mode.
SpilntrRxFull	false	When the SCB mode is SPI,
		this parameter enables the SCB.INTR_RX.FULL interrupt
		source.
		SCB.INTR RX.FULL trigger
		condition: RX FIFO is full.
SpiIntrRxNotEmpty	false	When the SCB mode is SPI,
		this parameter enables the
		SCB.INTR_RX.NOT_EMPTY
		interrupt source.
		SCB.INTR_RX.NOT_EMPTY
		trigger condition: RX FIFO is not
		empty. There is at least one entry to get data from.
SpiIntrRxOverflow	false	When the SCB mode is SPI,
SpiritifixOverilow	laise	this parameter enables the
		SCB.INTR_RX.OVERFLOW
		interrupt source.
		SCB.INTR_RX.OVERFLOW
		trigger condition: attempt to
		write to a full RX FIFO.
SpiIntrRxTrigger	false	When the SCB mode is SPI,
		this parameter enables the
		SCB.INTR_RX.TRIGGER
		interrupt source. SCB.INTR_RX.TRIGGER
		trigger condition: remains active
		until RX FIFO has more entries
		than the value specified by
		SpiRxTriggerLevel.
SpiIntrRxUnderflow	false	When the SCB mode is SPI,
		this parameter enables the
		SCB.INTR_RX.UNDERFLOW
		interrupt source.
		SCB.INTR_RX.UNDERFLOW
		trigger condition: attempt to
		read from an empty RX FIFO.



Parameter Name	Value	Description
SpiIntrSlaveBusError	false	When the SCB mode is SPI,
		this parameter enables the
		SCB.INTR_SLAVE.BUS
		ERROR interrupt source.
		SCB.INTR_SLAVE.BUS
		ERROR trigger condition: slave
		select line is deselected at an
		unexpected time in the SPI
		transfer.
		Only applicable for SPI Slave
0.7.4.7.5		mode.
SpiIntrTxEmpty	false	When the SCB mode is SPI,
		this parameter enables the
		SCB.INTR_TX.EMPTY interrupt
		source. SCB.INTR TX.EMPTY trigger
		condition: TX FIFO is empty.
SpiIntrTxNotFull	false	When the SCB mode is SPI,
Spiliti i kivotruli	laise	this parameter enables the
		SCB.INTR_TX.NOT_FULL
		interrupt source.
		SCB.INTR TX.NOT FULL
		trigger condition: TX FIFO is not
		full. There is at least one entry
		to put data.
SpiIntrTxOverflow	false	When the SCB mode is SPI,
·		this parameter enables the
		SCB.INTR_TX.OVERFLOW
		interrupt source.
		SCB.INTR_TX.OVERFLOW
		trigger condition: attempt to
		write to a full TX FIFO.
SpilntrTxTrigger	false	When the SCB mode is SPI,
		this parameter enables the
		SCB.INTR_TX.TRIGGER
		interrupt source.
		SCB.INTR_TX.TRIGGER trigger condition: remains active
		until TX FIFO has fewer entries
		than the value specified by
		SpiTxTriggerLevel.
SpiIntrTxUnderflow	false	When the SCB mode is SPI,
Spirita 1XONGOINGW	laloo	this parameter enables the
		SCB.INTR TX.UNDERFLOW
		interrupt source.
		SCB.INTR_TX.UNDERFLOW
		trigger condition: attempt to
		read from an empty TX FIFO.
SpiLateMisoSampleEnable	false	When the SCB mode is SPI,
		this parameter enables late
		sampling of the MISO line by
		the master.
SpiMedianFilterEnable	false	When the SCB mode is SPI,
		this parameter applies a digital
		3 tap median filter to the SPI
		input line.



D ()!		EMBEDDED IN TO
Parameter Name	Value	Description
SpiMode	Slave	When the SCB mode is SPI, this parameter selects SPI
		mode of operation as: Slave or
		Master.
SpiNumberOfRxDataBits	8	When the SCB mode is SPI,
- Spirtain Solo in Waldalle		this parameter specifies the
		number of data bits inside the
		SPI byte/word for RX direction.
SpiNumberOfSelectLines	1	When the SCB mode is SPI,
		this parameter defines the
		number of slave select lines.
		The SPI Slave has only one
		slave select line. The SPI
		Master has up to 4 lines.
SpiNumberOfTxDataBits	8	When the SCB mode is SPI,
		this parameter define the number of data bits inside the
		SPI byte/word for TX direction.
SpiOvsFactor	16	When the SCB mode is SPI,
SpiOvsi actor	10	this parameter defines the
		oversampling factor of
		SCBCLK.
SpiRemoveMiso	false	When the SCB mode is SPI,
		this parameter removes the
		MISO pin.
SpiRemoveMosi	false	When the SCB mode is SPI,
		this parameter removes the
		MOSI pin.
SpiRemoveSclk	false	When the SCB mode is SPI,
		this parameter removes the
		SCLK pin.
SpiRxBufferSize	8	When the SCB mode is SPI,
		this parameter defines the size
ChiDyOuthutEnghla	folos	of the RX buffer.
SpiRxOutputEnable	false	When the SCB mode is SPI, this parameter enables the RX
		trigger output terminal of the
		component. This terminal must
		be connected to the DMA input
		trigger or left unconnected. Only
		applicable for devices which
		have a DMA controller.
SpiRxTriggerLevel	7	When the SCB mode is SPI,
		this parameter defines the
		number of entries in the RX
		FIFO to control the SCB.INTR
		RX.TRIGGER interrupt event or
CniCalkMada	CDHA = 0 CDC!	RX DMA trigger output.
SpiSclkMode	CPHA = 0, CPOL = 0	When the SCB mode is SPI, this parameter defines the serial
	- 0	clock phase (CPHA) and
		polarity (CPOL).
SpiSs0Polarity	Active Low	When the SCB mode is SPI,
	, 131170 2017	this parameter specifies active
		polarity of slave select 0.
		Applicable only for devices
		other than PSoC 4000/PSoC
		4100/PSoC 4200.
	00/40/0004 47:00	



Parameter Name	Value	Description
SpiSs1Polarity	Active Low	When the SCB mode is SPI,
		this parameter specifies active
		polarity of slave select 1.
		Applicable only for devices
		other than PSoC 4000/PSoC
		4100/PSoC 4200.
SpiSs2Polarity	Active Low	When the SCB mode is SPI,
		this parameter specifies active
		polarity of slave select 2.
		Applicable only for devices
		other than PSoC 4000/PSoC
		4100/PSoC 4200.
SpiSs3Polarity	Active Low	When the SCB mode is SPI,
		this parameter specifies active
		polarity of slave select 3.
		Applicable only for devices
		other than PSoC 4000/PSoC
		4100/PSoC 4200.
SpiSubMode	Motorola	When the SCB mode is SPI,
		this parameter defines the sub
		mode of the SPI as: Motorola,
		TI(Start Coincides), TI(Start
		Precedes), or National
Ou 'Town for Our word' or	0	Semiconductor.
SpiTransferSeparation	Continuous	When the SCB mode is SPI,
		this parameter defines the type of SPI transfers separation as:
		continuous or separated.
SpiTxBufferSize	8	When the SCB mode is SPI,
Oprividancioize		this parameter defines the size
		of the TX buffer.
SpiTxOutputEnable	false	When the SCB mode is SPI,
	.555	this parameter enables the TX
		trigger output terminal of the
		component. This terminal must
		be connected to the DMA input
		trigger or left unconnected. Only
		applicable for devices which
		have a DMA controller.
SpiTxTriggerLevel	0	When the SCB mode is SPI,
		this parameter defines the
		number of entries in the TX
		FIFO to control the SCB.INTR TX.TRIGGER interrupt event or
		TX DMA trigger output.
SpiWakeEnable	false	When the SCB mode is SPI,
'		this parameter enables wakeup
		from Deep Sleep on slave
		select event.



Doromotor Nome	Value	EMBEDDED IN TO
Parameter Name	Value	Description
UartByteModeEnable	false	When the SCB mode is UART,
		this parameter specifies the
		number of bits per FIFO data element.
		The byte mode – false: a 16-bit
		FIFO data element. The FIFO
		depth is 8 entries.
		The byte mode – true: an 8-bit
		FIFO data element. The FIFO
		depth is 16 entries.
		Applicable only for devices
		other than PSoC 4000/PSoC
		4100/PSoC 4200.
UartClockFromTerm	false	When the SCB mode is UART,
		this parameter provides a clock
		terminal to connect a clock
		outside the component.
UartCtsEnable	false	When the SCB mode is UART,
		this parameter enables the cts
		input.
		Only applicable for devices
		other than PSoC 4000/PSoC
		4100/PSoC 4200.
UartCtsPolarity	Active Low	When the SCB mode is UART,
		this parameter specifies active
		polarity of an input cts signal.
		Only applicable for devices
		Only applicable for devices other than PSoC 4000/PSoC
		4100/PSoC 4200.
UartDataRate	115200	When the SCB mode is UART,
Validatate	113200	this parameter specifies the
		Baud rate in bps (up to 1000
		kbps); the actual rate may differ
		based on available clock
		frequency and component
		settings. This parameter has no
		effect if the Clock from terminal
		parameter is enabled.
UartDirection	TX + RX	When the SCB mode is UART,
		this parameter enables RX or
		TX direction or both
		simultaneously.
UartDropOnFrameErr	false	When the SCB mode is UART,
		this parameter defines whether
		the data is dropped from RX
		FIFO on a frame error event.
UartDropOnParityErr	false	When the SCB mode is UART,
		this parameter determines
		whether the data is dropped
		from RX FIFO on a parity error
		event.



Parameter Name	Value	Description
UartInterruptMode	None	When the SCB mode is UART, this parameter specifies the interrupt mode. None: Removes all interrupt support. Internal: Leaves the interrupt SCBIRQ inside the component - the interrupt terminal becomes invisible. External: Provides an interrupt terminal to connect an interrupt outside component.
UartIntrRxBreakDetected	false	This parameter enables the RX break detection interrupt source to trigger the interrupt output.
UartIntrRxFrameErr	false	When the SCB mode is UART, this parameter enables the SCB.INTR_RX.FRAMEERROR interrupt source. SCB.INTR_RX.FRAMEERROR trigger condition: frame error in received data frame.
UartIntrRxFull	false	When the SCB mode is UART, this parameter enables the SCB.INTR_RX.FULL interrupt source. SCB.INTR_RX.FULL trigger condition: RX FIFO is full.
UartIntrRxNotEmpty	false	When the SCB mode is UART, this parameter enables the SCB.INTR_RX.NOT_EMPTY interrupt source. SCB.INTR_RX.NOT_EMPTY trigger condition: RX FIFO is not empty. There is at least one entry to get data from.
UartIntrRxOverflow	false	When the SCB mode is UART, this parameter enables the SCB.INTR_RX.OVERFLOW interrupt source. SCB.INTR_RX.OVERFLOW trigger condition: attempt to write to a full RX FIFO.
UartIntrRxParityErr	false	When the SCB mode is UART, this parameter enables the SCB.INTR_RX.PARITY ERROR interrupt source. SCB.INTR_RX.PARITY ERROR trigger condition: parity error in received data frame.
UartIntrRxTrigger	false	When the SCB mode is UART, this parameter enables the SCB.INTR_RX.TRIGGER interrupt source. SCB.INTR_RX.TRIGGER trigger condition: remains active until RX FIFO has more entries than the value specified by UartRxTriggerLevel.



		EMBEDDED IN TO
Parameter Name	Value	Description
UartIntrRxUnderflow	false	When the SCB mode is UART,
		this parameter enables the
		SCB.INTR_RX.UNDERFLOW
		interrupt source.
		SCB.INTR_RX.UNDERFLOW
		trigger condition: attempt to
		read from an empty RX FIFO.
UartIntrTxEmpty	false	When the SCB mode is UART,
		this parameter enables the
		SCB.INTR_TX.EMPTY interrupt
		source.
		SCB.INTR_TX.EMPTY trigger
11 0 0 T N 05 U		condition: TX FIFO is empty.
UartIntrTxNotFull	false	When the SCB mode is UART,
		this parameter enables the
		SCB.INTR_TX.NOT_FULL
		interrupt source.
		SCB.INTR_TX.NOT_FULL
		trigger condition: TX FIFO is not
		full. There is at least one entry
Heatlet To O configure	fal.	to put data.
UartIntrTxOverflow	false	When the SCB mode is UART,
		this parameter enables the
		SCB.INTR_TX.OVERFLOW
		interrupt source.
		SCB.INTR_TX.OVERFLOW
		trigger condition: attempt to write to a full TX FIFO.
I la utla tu Tu Tui a u a u	falsa	
UartIntrTxTrigger	false	When the SCB mode is UART,
		this parameter enables the
		SCB.INTR_TX.TRIGGER
		interrupt source. SCB.INTR_TX.TRIGGER
		trigger condition: remains active
		until TX FIFO has fewer entries
		than the value specified by
		UartTxTriggerLevel.
UartIntrTxUartDone	false	When the SCB mode is UART,
Oartifiti (Adartboffe	laise	this parameter enables the
		SCB.INTR TX.UART DONE
		interrupt source.
		SCB.INTR TX.UART DONE
		trigger condition: all data are
		sent in to TX FIFO and the
		transmit FIFO and the shifter
		register are emptied.
UartIntrTxUartLostArb	false	When the SCB mode is UART,
	10.00	this parameter enables the
		SCB.INTR_TX.UART_ARB
		LOST interrupt source.
		SCB.INTR_TX.UART_ARB
		LOST trigger condition: UART
		lost arbitration, the value driven
		on the TX line is not the same
		as the value observed on the
		RX line. This event is useful
		when the transmitter and the
		receiver share a TX/RX line.
		Only applicable for UART
		SmartCard mode.
	00/40/0004 47:00	•



Parameter Name	Value	Description
UartIntrTxUartNack	false	When the SCB mode is UART,
		this parameter enables the
		SCB.INTR_TX.UART_NACK
		interrupt source.
		SCB.INTR_TX.UART_NACK
		trigger condition: UART
		transmitter received a negative
		acknowledgement.
		Only applicable for UART
		SmartCard mode.
UartIntrTxUnderflow	false	When the SCB mode is UART,
		this parameter enables the
		SCB.INTR_TX.UNDERFLOW
		interrupt source.
		SCB.INTR_TX.UNDERFLOW
		trigger condition: attempt to
		read from an empty TX FIFO.
UartIrdaLowPower	false	When the SCB mode is UART,
		this parameter enables the low
		power receiver option.
		Only applicable for UART IrDA
		mode.
UartIrdaPolarity	Non-Inverting	When the SCB mode is UART,
		this parameter inverts the
		incoming RX line signal.
		Only applicable for UART IrDA
		mode.
UartMedianFilterEnable	false	When the SCB mode is UART,
		this parameter applies a digital
		3 tap median filter to the UART
		input line.
UartMpEnable	false	When the SCB mode is UART,
		this parameter enables the
		UART multi-processor mode. Only applicable for UART
		Standard mode.
LlartMnDvAssantAddrass	foloo	When the SCB mode is UART,
UartMpRxAcceptAddress	talse	this parameter define whether to
		put the matched UART address
		into RX FIFO.
		Only applicable for UART multi-
		processor mode.
UartMpRxAddress	2	When the SCB mode is UART,
Odrivipi (X/ (ddi ess	_	this parameter defines the
		UART address.
		Only applicable for UART multi-
		processor mode.
UartMpRxAddressMask	255	When the SCB mode is UART,
		this parameter defines the
		address mask in multi-
		processor operation mode.
		Bit value 0 – excludes bit from
		address comparison.
		Bit value 1 – the bit needs to
		match with the corresponding
		bit of the UART address.
		Only applicable for UART multi-
		processor mode.



Parameter Name	Value	Description
UartNumberOfDataBits	8 bits	When the SCB mode is UART,
		this parameter defines the number of data bits inside the UART byte/word.
UartNumberOfStopBits	1 bit	When the SCB mode is UART, this parameter defines the number of Stop bits.
UartOvsFactor	12	When the SCB mode is UART, this parameter defines the oversampling factor of SCBCLK.
UartParityType	None	When the SCB mode is UART, this parameter applies UART parity check as Odd or Even or discards the parity entirely.
UartRtsEnable	false	When the SCB mode is UART, this parameter enables the rts output. Applicable only for devices other than PSoC 4000/PSoC
		4100/PSoC 4200.
UartRtsPolarity	Active Low	When the SCB mode is UART, this parameter specifies active polarity of the output rts signal. Applicable only for devices other than PSoC 4000/PSoC 4100/PSoC 4200.
UartRtsTriggerLevel	4	When the SCB mode is UART, this parameter specifies the number of entries in the RX FIFO to activate the rts output signal. When the receiver FIFO has fewer entries than the UartRtsTriggerLevel, an rts output signal is activated. Applicable only for devices other than PSoC 4000/PSoC 4100/PSoC 4200.
UartRxBreakWidth	11	This parameter specifies the break width in bits.
UartRxBufferSize	8	When the SCB mode is UART, this parameter defines the size of the RX buffer.
UartRxOutputEnable	false	When the SCB mode is UART, this parameter enables the RX trigger output terminal of the component. This terminal must be connected to the DMA input trigger or left unconnected. Only applicable for devices which have a DMA controller.



Parameter Name	Value	Description
UartRxTriggerLevel	7	When the SCB mode is UART, this parameter defines the number of entries in the RX FIFO to trigger control the SCB.INTR RX.TRIGGER
		interrupt event or RX DMA trigger output.
UartSmCardRetryOnNack	false	When the SCB mode is UART, this parameter defines whether to send a message again when a NACK response is received. Only applicable for UART SmartCard mode.
UartSubMode	Standard	When the SCB mode is UART, this parameter defines the sub mode of UART as: Standard, SmartCard or IrDA.
UartTxBufferSize	8	When the SCB mode is UART, this parameter defines the size of the TX buffer.
UartTxOutputEnable	false	When the SCB mode is UART, this parameter enables the TX trigger output terminal of the component. This terminal must be connected to the DMA input trigger or left unconnected. Only applicable for devices which have a DMA controller.
UartTxTriggerLevel	0	When the SCB mode is UART, this parameter defines the number of entries in the TX FIFO to control the SCB.INTRTX.TRIGGER interrupt event or TX DMA trigger output.
UartWakeEnable	false	When the SCB mode is UART, this parameter enables the wakeup from Deep Sleep on start bit event. The actual wakeup source is RX GPIO. The skip start UART feature allows it to continue receiving bytes.
User Comments		Instance-specific comments.



9 Other Resources

The following documents contain important information on Cypress software APIs that might be relevant to this design:

- Standard Types and Defines chapter in the <u>System Reference Guide</u>
 - Software base types
 - Hardware register types
 - Compiler defines
 - Cypress API return codes
 - Interrupt types and macros
- Registers
 - o The full PSoC 4 register map is covered in the PSoC 4 Registers Technical Reference
 - o Register Access chapter in the System Reference Guide
 - § CY_GET API routines§ CY_SET API routines
- System Functions chapter in the **System Reference Guide**
 - o General API routines
 - o CyDelay API routines
 - o CyVd Voltage Detect API routines
- Power Management
 - o Power Supply and Monitoring chapter in the PSoC 4 Technical Reference Manual
 - o Low Power Modes chapter in the PSoC 4 Technical Reference Manual
 - o Power Management chapter in the System Reference Guide
 - § CyPm API routines
- Watchdog Timer chapter in the **System Reference Guide**
 - CyWdť API routinės