
Chapter 3


Arithmetic for Computers

Concepts Introduced in Chapter 3

- two's complement integer representation and operations on this representation
- IEEE Floating-Point Representation
- basic logic operations and hardware building blocks
- description of a simple 32-bit ALU
- floating-point representation
- multiplication and division

Arithmetic

- **Where we've been:**
 - **Abstractions:**
 - Instruction Set Architecture**
 - Assembly Language and Machine Language**
- **What's up ahead:**
 - **Implementing the Architecture**



Binary Representations

- 32 bit *unsigned* numbers:

0000 0000 0000 0000 0000 0000 0000 0000_{two} = 0_{ten}

0000 0000 0000 0000 0000 0000 0000 0001_{two} = 1_{ten}

0000 0000 0000 0000 0000 0000 0000 0010_{two} = 2_{ten}

...

...

1111 1111 1111 1111 1111 1111 1111 1101_{two} = 4,294,967,293_{ten}

1111 1111 1111 1111 1111 1111 1111 1110_{two} = 4,294,967,294_{ten}

1111 1111 1111 1111 1111 1111 1111 1111_{two} = 4,294,967,295_{ten}

Binary Representations - MIPS

- **Two's complement** representation can represent both positive and negative values.
- 32 bit *signed* numbers:

0000	0000	0000	0000	0000	0000	0000	0000	$_{\text{two}}$	=	0_{ten}	
0000	0000	0000	0000	0000	0000	0000	0001	$_{\text{two}}$	=	$+1_{\text{ten}}$	
0000	0000	0000	0000	0000	0000	0000	0010	$_{\text{two}}$	=	$+2_{\text{ten}}$	
...											
0111	1111	1111	1111	1111	1111	1111	1110	$_{\text{two}}$	=	$+2,147,483,646_{\text{ten}}$	/ <i>maxint</i>
0111	1111	1111	1111	1111	1111	1111	1111	$_{\text{two}}$	=	$+2,147,483,647_{\text{ten}}$	
1000	0000	0000	0000	0000	0000	0000	0000	$_{\text{two}}$	=	$-2,147,483,648_{\text{ten}}$	\backslash <i>minint</i>
1000	0000	0000	0000	0000	0000	0000	0001	$_{\text{two}}$	=	$-2,147,483,647_{\text{ten}}$	
1000	0000	0000	0000	0000	0000	0000	0010	$_{\text{two}}$	=	$-2,147,483,646_{\text{ten}}$	
...											
1111	1111	1111	1111	1111	1111	1111	1101	$_{\text{two}}$	=	-3_{ten}	
1111	1111	1111	1111	1111	1111	1111	1110	$_{\text{two}}$	=	-2_{ten}	
1111	1111	1111	1111	1111	1111	1111	1111	$_{\text{two}}$	=	-1_{ten}	

Two's Complement Operations

- Negating a two's complement number: *invert all bits and add 1*
 - remember: “negate” and “invert” are quite different!

- **Example 1:** $3_{10} = 0000000000\ 0000000000\ 0000000000\ 11_2$

$$\begin{aligned}-3_{10} &= 1111111111\ 1111111111\ 1111111111\ 00_2 + 1 \\ &= 1111111111\ 1111111111\ 1111111111\ 01_2\end{aligned}$$

- **Example 2:** $-3_{10} = 1111111111\ 1111111111\ 1111111111\ 01_2$

$$\begin{aligned}3_{10} &= 0000000000\ 0000000000\ 0000000000\ 10_2 + 1 \\ &= 0000000000\ 0000000000\ 0000000000\ 11_2\end{aligned}$$

- | | | | | | | | | | |
|-----|-----|-----|-----|-----|-----|-----|-------|-----|----------|
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | → | Carry in |
| 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | → | A |
| + 1 | + 0 | + 1 | + 0 | + 1 | + 0 | + 1 | + 0 | → | B |
| | | | | | | | | | |
| 11 | 10 | 10 | 01 | 10 | 01 | 01 | 00 | | |
| | | | | | | | ↙ | ↘ | |
| | | | | | | | carry | sum | |

01111000	(carries)
00101101	(45)
+ 00011110	(30)
<u> </u>	<u> </u>
01001011	(75)

Examples: Addition & Subtraction

- Addition:

$$\begin{array}{r} 00000101 \quad (5) \\ + 00000100 \quad (4) \\ \hline 00001001 \quad (9) \end{array}$$

$$\begin{array}{r} 00000101 \quad (5) \\ + 00001011 \quad (11) \\ \hline 00010000 \quad (16) \end{array}$$

- Subtraction: **Two's complement** operations easy
 - subtraction using **addition** of **negative** numbers

Note: **$x - y = x + (-y)$**

$$2 - 5 = 2 + (-5) = -3$$

$$\begin{array}{r} 00000010 \quad (2_{\text{ten}}) \\ + 11111011 \quad (-5_{\text{ten}}) \\ \hline 11111101 \quad (-3_{\text{ten}}) \end{array}$$

$$7 - 6 = 7 + (-6) = 1$$

$$\begin{array}{r} 00000111 \quad (7_{\text{ten}}) \\ + 11111010 \quad (-6_{\text{ten}}) \\ \hline 1 \ 00000001 \quad (1_{\text{ten}}) \end{array}$$

↙ ignore this bit

Overflow

- **Overflow:** result too large for finite computer word
 - e.g., adding **two n-bit** numbers **does not yield an n-bit** number
 - e.g., adding **two positive** integers yield a **negative** integer

$$\begin{array}{r} 0111 \ (+7) \\ + 1001 \ (-7) \\ \hline 1\ 0000 \ (0) \end{array}$$

hardware
overflow

$$\begin{array}{r} 0111 \ (+7) \\ + 0110 \ (+6) \\ \hline 1101 \ (-3) \end{array}$$

sign
overflow

Detecting Overflow

- No overflow when adding a positive and a negative number
- No overflow when signs are the same for subtraction
- Overflow occurs when the value affects the sign:
 - overflow when adding two positives yields a negative (add)
 - or, adding two negatives gives a positive (add)
 - or, subtract a negative from a positive and get a negative (sub)
 - or, subtract a positive from a negative and get a positive (sub)

Overflow Conditions

	Operation	Operand A	Operand B	Overflow when result is
add	A+B	≥ 0	≥ 0	< 0
	A+B	< 0	< 0	≥ 0
sub	A-B	≥ 0	< 0	< 0
	A-B	< 0	≥ 0	≥ 0

Overflow Conditions (in Truth Tables)

- For **A+B (add)**:

A	B	Result (R)	Overflow?
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	0


$$A'B'R + ABR'$$


- For **A-B (sub)**:

A	B	Result (R)	Overflow?
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	0



$$A'BR + AB'R'$$

Logic Gates


- In digital circuits, we use
 - **high** voltage (2 volts - 5 volts) to represent **1 (true)**
 - **low** voltage (0 volts - 0.8 volts) to represent **0 (false)**
- By using high/low voltages, we are able to design digital gates:





(a) Inverter



(b) OR gate



(c) AND gate




Boolean Algebra & Gates (See Appendix B)

- And :

a	b	c
0	0	0
0	1	0
1	0	0
1	1	1


Notation: $a \cdot b$ (or just ab)



- Or:

a	b	c
0	0	0
0	1	1
1	0	1
1	1	1

Notation: $a + b$




- Inverter:

a	a'
0	1
1	0


(not)

Notation: a' (or \bar{a})



Review: The Multiplexer

- Selects one of the inputs to be the output, based on a control input




s	output
0	A
1	B

(We will build our ALU using a MUX)

Review: The Multiplexer


Multiplexer: (4-input)



Input S2	Input S1	Output F
0	0	D0
0	1	D1
1	0	D2
1	1	D3

Review: Boolean Algebra & Gates


XOR Gate:



Input A	Input B	Output
0	0	0
0	1	1
1	0	1
1	1	0



Review: Boolean Algebra & Gates

Adder:



A	B	Ci (C-in)	Co (C-out)	S (Sum)
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

A 1-bit adder




Inputs			Outputs		Comments
a	b	CarryIn	CarryOut	Sum	
0	0	0	0	0	$0+0+0=00_{\text{two}}$
0	0	1	0	1	$0+0+1=01_{\text{two}}$
0	1	0	0	1	$0+1+0=01_{\text{two}}$
0	1	1	1	0	$0+1+1=10_{\text{two}}$
1	0	0	0	1	$1+0+0=01_{\text{two}}$
1	0	1	1	0	$1+0+1=10_{\text{two}}$
1	1	0	1	0	$1+1+0=10_{\text{two}}$
1	1	1	1	1	$1+1+1=11_{\text{two}}$

$$c_{\text{out}} = a b + c_{\text{in}} (a \text{ xor } b)$$

$$= a b + a c_{\text{in}} + b c_{\text{in}}$$

$$\text{sum} = a \text{ xor } b \text{ xor } c_{\text{in}}$$

The 1-bit logical unit for AND and OR




a	b	op	result
0	0	0	0
0	1	0	0
1	0	0	0
1	1	0	1

AND


a	b	op	result
0	0	1	0
0	1	1	1
1	0	1	1
1	1	1	1

OR

Building a 32 bit ALU(Arithmetic Logic Unit)



1-bit ALU




32-bit ALU


Building a 32 bit ALU(**and**, **or**, **add**)

Operation = 00 (and)
01 (or)
10 (add)

CarryIn = 0



1-bit ALU



32-bit ALU


What about subtraction ($a - b$) ?

- Two's complement approach: **just negate b and add 1.**

$$a - b = a + (-b) = a + (2\text{'s complement of } -b) = a + (\text{invert}(b) + 1)$$

- How do we negate?
- A very clever solution:

Operation = 10
Binvert = 1
CarryIn = 1



Tailoring the ALU to the MIPS


- Need to support the set-on-less-than instruction (**slt**)
 - remember: **slt** is an arithmetic instruction
 - produces a 1 if $rs < rt$ and 0 otherwise
 - **slt** $\$t0, \$t1, \$t2 \Rightarrow$ use **subtraction**: $(a-b) < 0$ implies $a < b$
- Need to support test for equality (**beq/bne**)
 - **beq** $\$t1, \$t2, label \Rightarrow$ use **subtraction**: $(a-b) = 0$ implies $a = b$
 - **bne** $\$t1, \$t2, label \Rightarrow$ use **subtraction**: $(a-b) \neq 0$ implies $a \neq b$

(note: **bne** is the opposite of **beq**)


Supporting **slt**

- Can we figure out the idea?

1-bit ALU for
bit 0 to bit 30



1-bit ALU for
bit 31




Supporting **slt**

- Can we figure out the idea?

1-bit ALU for
bit 0

Operation = 11
Binvert = 1
CarryIn (bit 0) = 1

1-bit ALU for
bit 31




Overflow Detection

- For $A+B$ (add): $A'B'R+ABR'$ (see slide #12)
- For $A-B$ (sub): $A'BR+AB'R'$ (see slide #12)
- How do we know if it's “add” or “sub”?
 - $\text{Binvert} = 0$ (add)
 - $\text{Binvert} = 1$ (sub)
- Can you draw this **Overflow Detection** logic circuit?

Overflow Detection


- Overflow Detection logic circuit



*For sub: $\text{Binvert} = 1$ means “not B” has already been set

32-bit MIPS ALU


Since **Binvert** and **CarryIn** have the same signs, we can combine them together (**Bnegate** – see next slide).



Supporting beq/bne

*Just use **sub**:

Operation = 10
Bnegate = 1



32-bit MIPS ALU

- ALU control lines:

000 = and




001 = or

010 = add

110 = subtract (beq/bne)


111 = slt

ALU operation




What about (a nor b) ?

- To do: **NOT \$t0** => use: **nor \$t0, \$t0, \$zero**
- **(a nor b) = not (a or b) = (not a) and (not b)** ---> DeMorgan's law



bit 31



bit 0 to bit 30

Final Version: 32-bit MIPS ALU

- ALU control lines:

0000 = and

0001 = or



0010 = add

0110 = subtract (beq/bne)

0111 = slt

1100 = nor

ALU operation



Conclusion

- We can build an ALU to support the MIPS instruction set
 - key idea: use multiplexor to select the output we want
 - we can efficiently perform subtraction using two's complement
 - we can replicate a 1-bit ALU to produce a 32-bit ALU
- Important points about hardware
 - all of the gates are always working
 - the speed of a gate is affected by the number of inputs to the gate
 - the speed of a circuit is affected by the number of gates in series (on the “critical path” or the “deepest level of logic”)
- Our primary focus: comprehension, however,
 - Clever changes to organization can improve performance (similar to using better algorithms in software)
 - we'll look at two examples for addition and multiplication