1. Description


1.1. Project

Project Name	New_Main_Board
Board Name	New_Main_Board
Generated with:	STM32CubeMX 4.11.0
Date	11/10/2015

1.2. MCU

MCU Series	STM32F4
MCU Line	STM32F407/417
MCU name	STM32F407VGTx
MCU Package	LQFP100
MCU Pin number	100

2. Pinout Configuration




3. Pins Configuration

Pin Number LQFP100	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
4	PE5	I/O	TIM9_CH1	
5	PE6	I/O	TIM9_CH2	
6	VBAT	Power		
10	VSS	Power		
11	VDD	Power		
14	NRST	Reset		
15	PC0	I/O	ADC2_IN10	
16	PC1	I/O	ADC2_IN11	
17	PC2	I/O	ADC3_IN12	
19	VDD	Power		
20	VSSA	Power		
21	VREF+	Power		
22	VDDA	Power		
23	PA0-WKUP	I/O	TIM5_CH1	
24	PA1	I/O	TIM5_CH2	
25	PA2	I/O	TIM5_CH3	
26	PA3	I/O	TIM5_CH4	
27	VSS	Power		
28	VDD	Power		
29	PA4	I/O	ADC1_IN4	
30	PA5	I/O	ADC1_IN5	
31	PA6	I/O	ADC1_IN6	
32	PA7	I/O	ADC1_IN7	
35	PB0	I/O	ADC2_IN8	
36	PB1	I/O	ADC2_IN9	
40	PE9	I/O	TIM1_CH1	
42	PE11	I/O	TIM1_CH2	
49	VCAP_1	Power		
50	VDD	Power		
53	PB14	I/O	TIM12_CH1	
54	PB15	I/O	TIM12_CH2	
59	PD12	I/O	TIM4_CH1	
60	PD13	I/O	TIM4_CH2	
63	PC6	I/O	TIM3_CH1	
64	PC7	I/O	TIM3_CH2	
68	PA9	I/O	USART1_TX	

Pin Number LQFP100	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
69	PA10	I/O	USART1_RX	
73	VCAP_2	Power		
74	VSS	Power		
75	VDD	Power		
77	PA15	I/O	TIM2_CH1	
89	PB3	I/O	TIM2_CH2	
94	воото	Boot		
99	VSS	Power		
100	VDD	Power		

4. Clock Tree Configuration



5. IPs and Middleware Configuration

5.1. ADC1

mode: IN4 mode: IN5 mode: IN6 mode: IN7

5.1.1. Parameter Settings:

ADCs_Common_Settings:

Mode Independent mode

ADC_Settings:

Clock Prescaler PCLK2 divided by 2

Resolution 12 bits (15 ADC Clock cycles)

Data Alignment Right alignment

Scan Conversion Mode Disabled
Continuous Conversion Mode Disabled
Discontinuous Conversion Mode Disabled
DMA Continuous Requests Disabled

End Of Conversion Selection EOC flag at the end of single channel conversion

ADC_Regular_ConversionMode:

Number Of Conversion1External Trigger Conversion EdgeNoneRank1

Channel 4
Sampling Time 3 Cycles

ADC_Injected_ConversionMode:

Number Of Conversions 0

WatchDog:

Enable Analog WatchDog Mode false

5.2. ADC2

mode: IN8

mode: IN10 mode: IN11

5.2.1. Parameter Settings:

ADCs_Common_Settings:

Mode Independent mode

ADC_Settings:

Clock Prescaler PCLK2 divided by 2

Resolution 12 bits (15 ADC Clock cycles)

Data AlignmentRight alignmentScan Conversion ModeDisabledContinuous Conversion ModeDisabled

Continuous Conversion Mode Disabled

Discontinuous Conversion Mode Disabled

DMA Continuous Requests Disabled

End Of Conversion Selection EOC flag at the end of single channel conversion

ADC_Regular_ConversionMode:

 Number Of Conversion
 1

 External Trigger Conversion Edge
 None

 Rank
 1

Channel 9 *

Sampling Time 3 Cycles

ADC_Injected_ConversionMode:

Number Of Conversions 0

WatchDog:

Enable Analog WatchDog Mode false

5.3. ADC3

mode: IN12

5.3.1. Parameter Settings:

ADCs_Common_Settings:

Mode Independent mode

ADC_Settings:

Clock Prescaler PCLK2 divided by 2

Resolution 12 bits (15 ADC Clock cycles)

Data Alignment Right alignment

Scan Conversion Mode Disabled Continuous Conversion Mode Disabled Disabled Discontinuous Conversion Mode **DMA Continuous Requests** Disabled EOC flag at the end of single channel conversion End Of Conversion Selection ADC Regular ConversionMode: **Number Of Conversion** 1 External Trigger Conversion Edge None Rank Channel Channel 12 Sampling Time 3 Cycles ADC_Injected_ConversionMode: **Number Of Conversions** 0 WatchDog: Enable Analog WatchDog Mode false 5.4. TIM1 **Combined Channels: Encoder Mode** 5.4.1. Parameter Settings: **Counter Settings:** Prescaler (PSC - 16 bits value) 0 Counter Mode ДD Counter Period (AutoReload Register - 16 bits value) 0 Internal Clock Division (CKD) No Division Repetition Counter (RCR - 8 bits value) **Trigger Output (TRGO) Parameters:** Master/Slave Mode Disable (no sync between this TIM (Master) and its Slaves Trigger Event Selection Reset (UG bit from TIMx_EGR) **Encoder: Encoder Mode Encoder Mode TI1** __ Parameters for Channel 1 ____ Polarity Rising Edge

Direct

No division

Rising Edge

IC Selection

Input Filter

Polarity

Prescaler Division Ratio

Parameters for Channel 2 _

IC Selection	Direct
Prescaler Division Ratio	No division
Input Filter	0

5.5. TIM2

Combined Channels: Encoder Mode

5.5.1. Parameter Settings:

5.5.1. Parameter Settings:	
Counter Settings:	
Prescaler (PSC - 16 bits value)	0
Counter Mode	Up
Counter Period (AutoReload Register - 32 bits value)	0
Internal Clock Division (CKD)	No Division
Trigger Output (TRGO) Parameters:	
Master/Slave Mode	Disable (no sync between this TIM (Master) and its Slaves
Trigger Event Selection	Reset (UG bit from TIMx_EGR)
Encoder:	
Encoder Mode	Encoder Mode TI1
Parameters for Channel 1	
Polarity	Rising Edge
IC Selection	Direct
Prescaler Division Ratio	No division
Input Filter	0
Parameters for Channel 2	
Polarity	Rising Edge
IC Selection	Direct
Prescaler Division Ratio	No division
Input Filter	0

5.6. TIM3

Combined Channels: Encoder Mode

5.6.1. Parameter Settings:

Counter Settings:

Prescaler (PSC - 16 bits value) 0

Counter Mode	Up
Counter Period (AutoReload Register - 16 bits value)	0
Internal Clock Division (CKD)	No Division
Trigger Output (TRGO) Parameters:	
Master/Slave Mode	Disable (no sync between this TIM (Master) and its Slaves
Trigger Event Selection	Reset (UG bit from TIMx_EGR)
Encoder:	
Encoder Mode	Encoder Mode TI1
Parameters for Channel 1	
Polarity	Rising Edge
IC Selection	Direct
Prescaler Division Ratio	No division
Input Filter	0
Parameters for Channel 2	
Polarity	Rising Edge
IC Selection	Direct
Prescaler Division Ratio	No division
	0
5.7. TIM4 Combined Channels: Encoder Mod	de
5.7. TIM4	de
5.7. TIM4 Combined Channels: Encoder Mod 5.7.1. Parameter Settings:	de
5.7. TIM4 Combined Channels: Encoder Mod	de
5.7. TIM4 Combined Channels: Encoder Mod 5.7.1. Parameter Settings: Counter Settings:	
5.7. TIM4 Combined Channels: Encoder Mod 5.7.1. Parameter Settings: Counter Settings: Prescaler (PSC - 16 bits value)	0
5.7. TIM4 Combined Channels: Encoder Mod 5.7.1. Parameter Settings: Counter Settings: Prescaler (PSC - 16 bits value) Counter Mode	0 Up
5.7. TIM4 Combined Channels: Encoder Mod 5.7.1. Parameter Settings: Counter Settings: Prescaler (PSC - 16 bits value) Counter Mode Counter Period (AutoReload Register - 16 bits value) Internal Clock Division (CKD)	0 Up 0
5.7. TIM4 Combined Channels: Encoder Mod 5.7.1. Parameter Settings: Counter Settings: Prescaler (PSC - 16 bits value) Counter Mode Counter Period (AutoReload Register - 16 bits value)	0 Up 0
5.7. TIM4 Combined Channels: Encoder Mod 5.7.1. Parameter Settings: Counter Settings: Prescaler (PSC - 16 bits value) Counter Mode Counter Mode Counter Period (AutoReload Register - 16 bits value) Internal Clock Division (CKD) Trigger Output (TRGO) Parameters:	0 Up 0 No Division
5.7. TIM4 Combined Channels: Encoder Mod 5.7.1. Parameter Settings: Counter Settings: Prescaler (PSC - 16 bits value) Counter Mode Counter Mode Counter Period (AutoReload Register - 16 bits value) Internal Clock Division (CKD) Trigger Output (TRGO) Parameters: Master/Slave Mode	0 Up 0 No Division Disable (no sync between this TIM (Master) and its Slaves
5.7. TIM4 Combined Channels: Encoder Mod 5.7.1. Parameter Settings: Counter Settings: Prescaler (PSC - 16 bits value) Counter Mode Counter Period (AutoReload Register - 16 bits value) Internal Clock Division (CKD) Trigger Output (TRGO) Parameters: Master/Slave Mode Trigger Event Selection	0 Up 0 No Division Disable (no sync between this TIM (Master) and its Slaves
5.7. TIM4 Combined Channels: Encoder Mod 5.7.1. Parameter Settings: Counter Settings: Prescaler (PSC - 16 bits value) Counter Mode Counter Mode Counter Period (AutoReload Register - 16 bits value) Internal Clock Division (CKD) Trigger Output (TRGO) Parameters: Master/Slave Mode Trigger Event Selection Encoder:	0 Up 0 No Division Disable (no sync between this TIM (Master) and its Slaves Reset (UG bit from TIMx_EGR)
5.7. TIM4 Combined Channels: Encoder Mod 5.7.1. Parameter Settings: Counter Settings: Prescaler (PSC - 16 bits value) Counter Mode Counter Period (AutoReload Register - 16 bits value) Internal Clock Division (CKD) Trigger Output (TRGO) Parameters: Master/Slave Mode Trigger Event Selection Encoder: Encoder Mode	0 Up 0 No Division Disable (no sync between this TIM (Master) and its Slaves Reset (UG bit from TIMx_EGR)
5.7. TIM4 Combined Channels: Encoder Mod 5.7.1. Parameter Settings: Counter Settings: Prescaler (PSC - 16 bits value) Counter Mode Counter Period (AutoReload Register - 16 bits value) Internal Clock Division (CKD) Trigger Output (TRGO) Parameters: Master/Slave Mode Trigger Event Selection Encoder: Encoder Mode Parameters for Channel 1	0 Up 0 No Division Disable (no sync between this TIM (Master) and its Slaves Reset (UG bit from TIMx_EGR) Encoder Mode TI1
5.7. TIM4 Combined Channels: Encoder Mod 5.7.1. Parameter Settings: Counter Settings: Prescaler (PSC - 16 bits value) Counter Mode Counter Period (AutoReload Register - 16 bits value) Internal Clock Division (CKD) Trigger Output (TRGO) Parameters: Master/Slave Mode Trigger Event Selection Encoder: Encoder Mode Parameters for Channel 1 Polarity	0 Up 0 No Division Disable (no sync between this TIM (Master) and its Slaves Reset (UG bit from TIMx_EGR) Encoder Mode TI1 Rising Edge

Parameters for Channel 2 ____

Polarity Rising Edge
IC Selection Direct
Prescaler Division Ratio No division

Input Filter

5.8. TIM5

mode: Clock Source

Channel1: PWM Generation CH1 Channel2: PWM Generation CH2 Channel3: PWM Generation CH3 Channel4: PWM Generation CH4

5.8.1. Parameter Settings:

Counter Settings:

Prescaler (PSC - 16 bits value) 96 *

Counter Mode Down *

Counter Period (AutoReload Register - 32 bits value) 250000 *

Internal Clock Division (CKD) No Division

Trigger Output (TRGO) Parameters:

Master/Slave Mode Disable (no sync between this TIM (Master) and its Slaves

Trigger Event Selection Update Event *

PWM Generation Channel 1:

Mode PWM mode 1

Pulse (32 bits value) 0

Fast Mode Disable CH Polarity High

PWM Generation Channel 2:

Mode PWM mode 1

Pulse (32 bits value) 0
Fast Mode Disable
CH Polarity High

PWM Generation Channel 3:

Mode PWM mode 1

Pulse (32 bits value) 0

Fast Mode Disable CH Polarity High

PWM Generation Channel 4:

Mode PWM mode 1

Pulse (32 bits value) 0
Fast Mode Disable
CH Polarity High

5.9. TIM9

mode: Clock Source

Channel1: PWM Generation CH1 Channel2: PWM Generation CH2

5.9.1. Parameter Settings:

Counter Settings:

Prescaler (PSC - 16 bits value) 0
Counter Mode Up
Counter Period (AutoReload Register - 16 bits value) 0

Internal Clock Division (CKD)

No Division

PWM Generation Channel 1:

Mode PWM mode 1

Pulse (16 bits value) 0
Fast Mode Disable
CH Polarity High

PWM Generation Channel 2:

Mode PWM mode 1

Pulse (16 bits value) 0
Fast Mode Disable
CH Polarity High

5.10. TIM12

mode: Clock Source

Channel1: PWM Generation CH1 Channel2: PWM Generation CH2

5.10.1. Parameter Settings:

Counter Settings:

Prescaler (PSC - 16 bits value) 0

Counter Mode Up

Counter Period (AutoReload Register - 16 bits value) 0

Internal Clock Division (CKD)

No Division

PWM Generation Channel 1:

Mode PWM mode 1

Pulse (16 bits value) 0
Fast Mode Disable
CH Polarity High

PWM Generation Channel 2:

Mode PWM mode 1

Pulse (16 bits value) 0
Fast Mode Disable
CH Polarity High

5.11. USART1

Mode: Asynchronous

5.11.1. Parameter Settings:

Basic Parameters:

Baud Rate 9800 *

Word Length 8 Bits (including Parity)

Parity None Stop Bits 1

Advanced Parameters:

Data Direction Receive and Transmit

Over Sampling 16 Samples

^{*} User modified value

6. System Configuration

6.1. GPIO configuration

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
ADC1	PA4	ADC1_IN4	Analog mode	No pull-up and no pull-down	n/a	
	PA5	ADC1_IN5	Analog mode	No pull-up and no pull-down	n/a	
	PA6	ADC1_IN6	Analog mode	No pull-up and no pull-down	n/a	
	PA7	ADC1_IN7	Analog mode	No pull-up and no pull-down	n/a	
ADC2	PC0	ADC2_IN10	Analog mode	No pull-up and no pull-down	n/a	
	PC1	ADC2_IN11	Analog mode	No pull-up and no pull-down	n/a	
	PB0	ADC2_IN8	Analog mode	No pull-up and no pull-down	n/a	
	PB1	ADC2_IN9	Analog mode	No pull-up and no pull-down	n/a	
ADC3	PC2	ADC3_IN12	Analog mode	No pull-up and no pull-down	n/a	
TIM1	PE9	TIM1_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PE11	TIM1_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	
TIM2	PA15	TIM2_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PB3	TIM2_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	
TIM3	PC6	TIM3_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PC7	TIM3_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	
TIM4	PD12	TIM4_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PD13	TIM4_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	
TIM5	PA0-WKUP	TIM5_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PA1	TIM5_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PA2	TIM5_CH3	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PA3	TIM5_CH4	Alternate Function Push Pull	No pull-up and no pull-down	Low	
TIM9	PE5	TIM9_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PE6	TIM9_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	
TIM12	PB14	TIM12_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PB15	TIM12_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	
USART1	PA9	USART1_TX	Alternate Function Push Pull	Pull-up	High *	
	PA10	USART1_RX	Alternate Function Push Pull	Pull-up	High *	

6.2. DMA configuration

nothing configured in DMA service

New_Main_Board Project Configuration Report

6.3. NVIC configuration

Interrupt Table	Enable	Preenmption Priority	SubPriority
System tick timer	true	0	0
ADC1, ADC2 and ADC3 global interrupts	true	0	0
TIM5 global interrupt	true	0	0
Non maskable interrupt		unused	
Memory management fault		unused	
Pre-fetch fault, memory access fault		unused	
Undefined instruction or illegal state		unused	
Debug monitor		unused	
PVD interrupt through EXTI line 16		unused	
Flash global interrupt		unused	
RCC global interrupt	unused		
TIM1 break interrupt and TIM9 global interrupt	unused		
TIM1 update interrupt and TIM10 global interrupt	unused		
TIM1 trigger and commutation interrupts and TIM11 global interrupt	unused		
TIM1 capture compare interrupt	unused		
TIM2 global interrupt	unused		
TIM3 global interrupt	unused		
TIM4 global interrupt	unused		
USART1 global interrupt	unused		
TIM8 break interrupt and TIM12 global interrupt		unused	

^{*} User modified value

7. Power Plugin report

7.1. Microcontroller Selection

Series	STM32F4
Line	STM32F407/417
MCU	STM32F407VGTx
Datasheet	022152_Rev5

7.2. Parameter Selection

Temperature	25
Vdd	3.3

8. Software Project

8.1. Project Settings

Name	Value
Project Name	New_Main_Board
Project Folder	C:\Users\Jeffrey Cable\Documents\GitHub\Senior_Project\New_Main_Board
Toolchain / IDE	MDK-ARM V5
Firmware Package Name and Version	STM32Cube FW_F4 V1.9.0

8.2. Code Generation Settings

Name	Value
STM32Cube Firmware Library Package	Copy all used libraries into the project folder
Generate peripheral initialization as a pair of '.c/.h' files	Yes
Backup previously generated files when re-generating	No
Delete previously generated files when not re-generated	Yes
Set all free pins as analog (to optimize the power	No
consumption)	