

Feasibility of using the ADS1299

Dmytro Stavskyi, Luis Wong 10/14/2025

Objective

- Investigate the feasibility of acquiring and processing electromyography (EMG) signals using the ADS1299 analog front-end and MSPM0C1104 microcontroller.
- Specifically:
 1. Understand key characteristics of EMG signals (frequency range, amplitude, bandwidth, etc.).
 2. Evaluate if the ADS1299 is suitable for EMG signal acquisition.
 3. Design a connection and data flow plan between ADS1299 and MSPM0C1104.

Methods

Literature Review:

- Analyzed Rashid et al. [1] and Li et al. [2] to assess the ADS1299's performance in acquiring biopotential signals under experimental conditions.

Chip Evaluation Approach:

- Extracted and analyzed ADS1299 specifications (gain, noise, sampling rate) from the TI datasheet.

Interface Design Methodology:

- Designed a high-level connection diagram based on ADS1299 and MSPM0C1104 documentation.

Results

Rashit et al. [1] demonstrated that the ADS1299, and 8-channel, 24-bit ADC, can record biopotentials with laboratory grade precision.

Quote: “The main findings of this research are that the ADS1299 is comparable with respect to power across EEG bands, power ratio, pre-movement noise of the EEG, and the signal-to-noise ratio, the amplitude and time of the negative peak, and cosine similarity of the MRCPs” [1].

In Rashid et al.'s [1] work, MRCPs are used as a benchmark signal to evaluate the quality of EEG acquisition by the ADS1299 compared to a laboratory-grade amplifier. Because MRCPs are:

- Low-frequency ($\sim 0.1\text{--}5$ Hz)
- Very low amplitude ($5\text{--}50$ μV)
- Time-locked to movement

ADC1299 Specs:

- Input-referred noise: ~ 1 μV RMS
- Programmable gain: $1\times$ – $24\times$
- Sampling range: 250 SPS – 16 kSPS
- Digital filter: Built-in decimation filter provides strong low-pass response.

Note: This assumes that due to EEG being a harder signal to capture this would imply that the ADS is more than sufficient for EMG.

Results

- Li et al. [2] designed and implemented an 8-channel surface EMG (sEMG) acquisition system using the ADS1299 analog front-end.
- The system integrates a high-density electrode array, bias-drive circuitry, and an STM32 microcontroller for signal processing.
- They focused on back-of-hand EMG acquisition during voluntary fist-clenching movements.
- Provides direct experimental proof that the ADS1299 is effective for EMG acquisition, not just EEG [2].

Connecting ADS1299 to MSPM0C1104

- Communication: SPI bus used for configuration and data readout, as described in [1].
- Signal flow:
 1. MSPM0C1104 configures ADS1299 registers over SPI.
 2. ADS1299 digitizes EMG signals and signals data readiness (GPIO).
 3. MSPM0C1104 retrieves and processes 24-bit samples.

Example Layout




Figure 79. System Component Placement

Example Application




Figure 72. Example Schematic Using the ADS1299 in an EEG Data Acquisition Application, Sequential Montage

Observation/Conclusion:

- Options for the proof of concept:
 - ADS1299 PDK (Performance Demonstration Kit)
 - Fast, but potentially harder to integrate with main circuit
 - ADS1299 on a separate PCB
 - Need to properly design first, but would be easier to integrate with the main PCB

EMG Signals (Questions to ask)

- What level of noise should we expect in real EMG measurements, and how much filtering is typically required?
- Should we consider active filtering (analog) before the ADS1299, or is digital filtering sufficient post-acquisition?
- Record EMG as in store the signal data in a file or just read the EMG signals and provide it as an output?
 - For how long and how much?

Next steps:

Determine the option for the proof of concept

Help Jeremiah plan how integrate the ADS1299 into the current design.

Reference

- [1] U. Rashid, I. Niazi, N. Signal, and D. Taylor, "An EEG experimental study evaluating the performance of Texas Instruments ADS1299," *Frontiers in Neuroscience*, vol. 12, p. 627, 2018, doi: 10.3390/s18113721
- [2] Y. Li, H. Pan, and Q. Song, "ADS1299-Based Array Surface Electromyography Signal Acquisition System," *J. Phys.: Conf. Ser.*, vol. 2383, 012054, 2022. [Online]. Available: <https://doi.org/10.1088/1742-6596/2383/1/012054>

<https://www.ti.com/product/ADS1299>

<https://www.ti.com/tool/ADS1299EEGFE-PDK>

Initial Power Amplifier Design

Luis Wong 10/21/2025


Objective

- To fully understand and attempt design an RF Power Amplifier for use in device.
 - We need 30 - 35 dBm at output, DDS can give 0-5 dBm.
 - 50-ohm resistance

Methods

- Read through various sources to better understand the basics of RF PAs due to being unfamiliar with the subject.
- Model a Class-E power amplifier to efficiently convert low-power DDS output into the required output power.
 - Will make use of PA used in TI Reference Design Guide [1] and also designs found in [3],[5] as a guide.

Results



High-Level View of the PAs design.

- **Power Switch (MP5000ADQ-LF-P):** Disconnects PA stage when not transmitting.

Results

- Different classes of power amplifiers [2],[6],[7]:

Class	Conduction Angle	Power Efficiency	Linearity
A	360° (always on)	~25-35%	Highest
B	180°	~65%	Moderate
AB	180-360°	~50-70%	Better than AB
C	>360°	~60-80%	Poor
D	Switch	~80-90%	Poor
E	Switch	~80-90%	Moderate
F	Switch + harmonic tuning	~85-90%	Moderate

Results



Power to Voltage Conversion Table

P (dBm)	P (mW)	V _{max} (V)	V _p (V) ¹	V _{pp} (V)	P (dBm)	P (mW)	V _{max} (V)	V _p (V) ¹	V _{pp} (V)
-30	0.001	0.007	0.010	0.020	0	1.000	0.224	0.316	0.632
-29	0.001	0.008	0.011	0.022	1	1.259	0.251	0.355	0.710
-28	0.002	0.009	0.013	0.025	2	1.585	0.282	0.398	0.796
-27	0.002	0.010	0.014	0.028	3	1.995	0.316	0.447	0.891
-26	0.003	0.011	0.016	0.032	4	2.512	0.354	0.501	1.002
-25	0.003	0.013	0.018	0.036	5	3.162	0.398	0.562	1.125
-24	0.004	0.014	0.020	0.040	6	3.981	0.446	0.631	1.262
-23	0.005	0.016	0.022	0.045	7	5.012	0.501	0.708	1.416
-22	0.006	0.018	0.025	0.050	8	6.310	0.562	0.794	1.589
-21	0.008	0.020	0.028	0.056	9	7.943	0.630	0.891	1.783
-20	0.010	0.022	0.032	0.063	10	10.000	0.707	1.000	2.000
-19	0.013	0.025	0.035	0.071	11	12.589	0.793	1.122	2.244
-18	0.016	0.028	0.040	0.080	12	15.849	0.890	1.259	2.512
-17	0.020	0.032	0.045	0.089	13	19.953	0.999	1.413	2.825
-16	0.025	0.035	0.050	0.100	14	25.119	1.121	1.585	3.170
-15	0.032	0.040	0.056	0.112	15	31.623	1.257	1.778	3.557
-14	0.040	0.045	0.063	0.126	16	39.811	1.411	1.995	3.991
-13	0.050	0.050	0.071	0.142	17	50.119	1.583	2.239	4.477
-12	0.063	0.056	0.079	0.159	18	63.096	1.776	2.512	5.024
-11	0.079	0.063	0.089	0.178	19	79.433	1.993	2.818	5.637
-10	0.100	0.071	0.100	0.200	20	100.000	2.236	3.162	6.325
-9	0.126	0.079	0.112	0.224	21	125.893	2.509	3.548	7.096
-8	0.158	0.089	0.126	0.252	22	158.489	2.815	3.981	7.962
-7	0.200	0.100	0.141	0.283	23	199.526	3.159	4.467	8.934
-6	0.251	0.112	0.158	0.317	24	251.189	3.544	5.012	10.024
-5	0.316	0.126	0.178	0.356	25	316.228	3.976	5.623	11.247
-4	0.398	0.141	0.200	0.399	26	398.107	4.462	6.310	12.619
-3	0.501	0.158	0.224	0.448	27	501.187	5.006	7.079	14.129
-2	0.631	0.178	0.251	0.502	28	630.957	5.617	7.943	15.887
-1	0.794	0.199	0.282	0.564	29	794.328	6.302	8.913	17.825
0	1.000	0.224	0.316	0.632	30	1000.000	7.071	10.000	20.000

¹For Square wave signal, $V_p = 1/2 V_{max}$.
Note: The converted voltages in the above table are for $R = 50 \Omega$

$$P_{\text{dBm}} = 10 \log_{10} P_{\text{(mW)}}$$

$$P_{\text{(mW)}} = 10^{(P_{\text{dBm}}/10)}$$

$$P_{\text{(mW)}} = (V_{\text{max}}/R)^2 \cdot 10^3/R$$

$$V_{\text{max}}(\text{V}) = \sqrt{(P_{\text{(mW)}} \cdot R / 10^3)}$$

$$V_p = \sqrt{2} \cdot V_{\text{max}} \text{ for sinusoid - Fig. a.}$$

$$V_p = V_{\text{max}} \text{ for square wave - Fig. b.}$$

$$V_{p,p} = 2 \cdot V_p$$




Fig. a. Sinusoidal signal


Fig. b. Square wave signal

<https://markimicrowave.com/tools/power-to-voltage.pdf>

Results

Enter Vcc: 12 V
 Enter Vo (transistor FET saturation voltage): 0 V
 Enter Coss (transistor FET output capacitance): 10p F
 Enter frequency: 25M Hz
 Enter the desired power output: 1 W
 Enter L1: 50u H
 Calculate

R is: 74.39 Ω (Impedance transformer to 50Ω: secondary (50Ω) to primary (amplifier) turns ratio: 819.81 m)
 C1 is: 8.4 p F (XC1 is: 757.78 Ω)
 C2 is: 22.86 p F (XC2 is: 278.46 Ω)
 L1min is: 41.27 μ Ω (XL1 is: 7.85 k Ω)
 L2 is: 2.37 μ H (XL2 is: 371.97 Ω)
 XL2 - XC2 = 93.52 Ω
 Expect Icc of at least: 83.33 mA
 Select a FET transistor with a max Vds/Vce of at least: 63.4 V (Includes a safety factor of 0.8)
 1 / f1 = 21.63 M Hz. When Q1 closed, should be less than the frequency of operation.
 1 / f2 = 32.39 M Hz. When Q1 open, should be greater than the frequency of operation.
 1 / (f1 + f2 half period) = 27.01 M Hz. Should be about equal to the frequency of operation.



Schematic from Nathan Sokal's paper titled "Class-E RF power amplifiers", published in QEX Jan/Feb 2001.

For more info on designing Class-E amplifiers for LF/MF, see [YKISV's Class-E for beginners](#)
 L1min and Fr1/2 calculations are from [here](#).
 Many thanks to Daniel O'Connor (doconnor AT gsoft.com.au) for his contribution of the SI prefix capability, the L1min and Fr1/2 calculation as well as a general tidy up of the javascript code!
 Back to [calculators page](#) or [main page](#).

$$R = \left(\frac{V_{CC} - V_o}{P} \right)^2 0.576801 \left(1.0000086 - \frac{0.414395}{Q_L} - \frac{0.577501}{Q_L^2} + \frac{0.205967}{Q_L^3} \right)$$


$$C1 = \frac{1}{34.2219 f R} \left(0.99866 + \frac{0.91424}{Q_L} - \frac{1.03175}{Q_L^2} \right) + \frac{0.6}{(2\pi f)^2 L1}$$

$$C2 = \frac{1}{2\pi f R} \left(\frac{1}{Q_L - 0.104823} \right) \left(1.00121 + \frac{1.01468}{Q_L - 1.7879} \right) - \frac{0.2}{(2\pi f)^2 L1}$$


$$L2 = \frac{Q_L R}{2\pi f}$$

<https://people.physics.anu.edu.au/~dxt103/calculators/class-e.php>

Results



Results



Observation/Conclusion

- Class-E PAs provide the best trade-off between high efficiency ($\sim 80\text{--}90\%$), simplicity, and output power for powering of implants [1], [3], [4], [7].
- The current Class-E PA isn't designed to see $50\ \Omega$ directly so we could use:
 - Use a transformer with $\sim 1.22:1$ (from the calculator) voltage ratio (secondary to primary)
 - Use a simple L-network to transform $50\ \Omega \rightarrow 74.39\ \Omega$ instead of a physical transformer.
- For wideband operation, push-pull Class-AB could be explored.

Next Steps

Refine design and integrate it into the overall device with the help of Jerimiah through the use of Altium.

References

- [1] N. R., V. A., B. Chokkalingam, S. Padmanaban, and Z. Leonowicz, "Class E Power Amplifier Design and Optimization for the Capacitive Coupled Wireless Power Transfer System in Biomedical Implants," *Energies*, vol. 10, no. 9, p. 1409, Sep. 2017, doi: <https://doi.org/10.3390/en10091409>.
- [2] M. Ludens, "RF Power Amplifier Design," ludens.cl, 2020. <https://ludens.cl/Electron/RFamps/RFamps.html>
- [3] Y. Ben Fadhel, S. Ktata, K. Sedraoui, S. Rahmani, and K. Al-Haddad, "A Modified Wireless Power Transfer System for Medical Implants," *Energies*, vol. 12, no. 10, p. 1890, May 2019, doi: <https://doi.org/10.3390/en12101890>.
- [4] S. R. Khan, S. K. Pavuluri, G. Cummins, and M. P. Y. Desmulliez, "Wireless Power Transfer Techniques for Implantable Medical Devices: a Review," *Sensors*, vol. 20, no. 12, p. 3487, Jun. 2020, doi: <https://doi.org/10.3390/s20123487>.
- [5] Texas Instruments, "HF Power Amplifier (Reference Design Guide) RFID Systems / ASP 1.) Scope," 2004. Accessed: Oct. 21, 2025. [Online]. Available: https://e2e.ti.com/cfs-file/__key/telligent-evolution-components-attachments/00-667-00-00-00-11-91-53/appnote_5F00_trf796x_5F00_pwramp_5F00_4w.pdf
- [6] S. C. Cripps, *RF Power Amplifiers for Wireless Communications*, 2nd ed., Norwood, MA, USA: Artech House, 2006.
- [7] F. H. Raab *et al.*, "Power amplifiers and transmitters for RF and microwave," *IEEE Transactions on Microwave Theory and Techniques*, vol. 50, no. 3, pp. 814–826, Mar. 2002. doi: 10.1109/22.989965.

Power Amplifier Design Continued...

Luis Wong 10/28/2025

Methods

- Made use of LTspice to graph different aspects of the design and modify accordingly.
 - Compared power efficiency from 20-25MHz
- Some further research on Class E implementations.
- Used Altium in order to make schematic (at the request of Jerimiah).

Results




Figure 1: Efficiency graph of IRF510 (left) made using the following schematic (right) and calculated as described in the spice directives on the top-right of the design.

Results

Dynamic						
Input capacitance	C_{iss}	$V_{GS} = 0\text{ V},$ $V_{DS} = 25\text{ V},$ $f = 1.0\text{ MHz, see fig. 5}$		-	180	-
Output capacitance	C_{oss}			-	81	-
Reverse transfer capacitance	C_{rss}			-	15	-
Total gate charge	Q_g	$V_{GS} = 10\text{ V}$	$I_D = 5.6\text{ A}, V_{DS} = 80\text{ V}$ $V_{DS} = 10\text{ V},$ see fig. 6 and fig. 13 ^b	-	-	8.3
Gate-source charge	Q_{gs}			-	-	2.3
Gate-drain charge	Q_{gd}			-	-	3.8

Figure 2: From Datasheet for IRF510. Shows C_{oss} of 81pF

- If the calculations result in a shunt capacitance lower than C_{oss} this would eliminate the need of the capacitor entirely.
- Adding any external capacitance would further slow down the drain transition and ruin ZVS.
- The device is too “capacitively heavy” for the target frequency and load.
- Will lead to the lower than expected efficiency (expecting ~90%).

Results

- Redid calculations with Coss in mind.

Enter Q (around 5 is a good start):

Enter Vcc: V

Enter Vo (transistor/FET saturation voltage): V

Enter Coss (transistor/FET output capacitance): F

Enter frequency: Hz

Enter the desired power output: W

Enter L1: H

R is: Ω (Impedance transformer to 50 Ω : secondary (50 Ω) to primary (amplifier) turns ratio:

C1 is: F (XC1 is: Ω)

C2 is: F (XC2 is: Ω)

L1min is: Ω (XL1 is: Ω)

L2 is: H (XL2 is: Ω)

XL2 - XC2 = Ω

Expect Icc of at least: A

Select a FET/transistor with a max Vds/Vce of at least: V (Includes a safety factor of 0.8)


1 / fr1 = Hz. When Q1 closed, should be less than the frequency of operation.

1 / fr2 = Hz. When Q1 open, should be greater than the frequency of operation.

1 / (fr1 + f2 half period) = Hz. Should be about equal to the frequency of operation.

Figure 3:

<https://people.physics.anu.edu.au/~dxt103/calculators/class-e.php>



```
V_supply = 12;  
Pout = 1;  
Zout = 50;  
f = 25*10^7;  
Q = 5; %ranges from 0-10  
w = 2*pi*f;  
Coss = 9.5e-12;  
  
Coss = 9.5000e-12  
  
R_L = 1.154*((V_supply^2)/(2*Pout))  
  
R_L = 83.0880
```

Figure 4: R_L calculation based on this video:

<https://www.youtube.com/watch?v=Tgrakttus3c&t=1s>

Results

Dynamic Characteristics [#] (T _j = 25°C unless otherwise stated)						
PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
C _{ISS}	Input Capacitance	V _{GS} = 0 V, V _{DS} = 50 V		14	17	pF
C _{RSS}	Reverse Transfer Capacitance			0.1		
C _{OSS}	Output Capacitance			6.5	10	
C _{OSS(ER)}	Effective Output Capacitance, Energy Related (Note 2)	V _{GS} = 0 V, V _{DS} = 0 to 50 V		9.5		
C _{OSS(TR)}	Effective Output Capacitance, Time Related (Note 3)			12		
R _G	Gate Resistance			0.5		Ω
Q _G	Total Gate Charge	V _{GS} = 5 V, V _{DS} = 50 V, I _D = 0.1 A		115	145	pC
Q _{GS}	Gate-to-Source Charge	V _{DS} = 50 V, I _D = 0.1 A		32		
Q _{GD}	Gate-to-Drain Charge			25		
Q _{G(TH)}	Gate Charge at Threshold			24		
Q _{OSS}	Output Charge	V _{GS} = 0 V, V _{DS} = 50 V		600	900	
Q _{RR}	Source-Drain Recovery Charge			0		

[#] Defined by design. Not subject to production test.

All measurements were done with substrate connected to source.

Note 2: C_{OSS(ER)} is a fixed capacitance that gives the same stored energy as C_{OSS} while V_{DS} is rising from 0 to 50% BV_{DSS}.

Note 3: C_{OSS(TR)} is a fixed capacitance that gives the same charging time as C_{OSS} while V_{DS} is rising from 0 to 50% BV_{DSS}.

Figure 5: EPC2037 datasheet showing 9.5pF Coss. Might make this better for our purposes.

EPC2037 – Enhancement Mode Power Transistor

V_{DS} , 100 V
 $R_{DS(on)}$, 550 mΩ
 I_D , 1.7 A



Revised August 21, 2024

Gallium Nitride's exceptionally high electron mobility and low temperature coefficient allows very low $R_{DS(on)}$ while its lateral device structure and majority carrier diode provide exceptionally low Q_g and zero Q_{rr} . The end result is a device that can handle tasks where very high switching frequency, and low on-time are beneficial as well as those where on-state losses dominate.

Application Notes:

- Easy-to-use and reliable gate, Gate Drive ON = 5 V typical, OFF = 0 V (negative voltage not needed)
- Top of FET is electrically connected to source

Questions:
Ask a GaN Expert



Maximum Ratings			
PARAMETER		VALUE	UNIT
V_{DS}	Drain-to-Source Voltage (Continuous)	100	V
	Drain-to-Source Voltage (up to 10,000 5 ms pulses at 150°C)	120	V
I_D	Continuous ($T_A = 25^\circ\text{C}$, $R_{\theta JA} = 44^\circ\text{C/W}$)	1.7	A
	Pulsed (25°C , $T_{PULSE} = 300 \mu\text{s}$)	2.4	A
	Gate-to-Source Voltage	6	V
V_{GS}	Gate-to-Source Voltage	-4	V
	Recommended Gate-to-Source Voltage Operating Range*	4.5 – 5.5	V
T_J	Operating Temperature	-40 to 150	°C
T_{STG}	Storage Temperature	-40 to 150	°C

*Operating at less than 4 V_{GS} is not recommended.

Thermal Characteristics			
PARAMETER		TYP	UNIT
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	14	°C/W
$R_{\theta JB}$	Thermal Resistance, Junction-to-Board	79	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1)	100	°C/W

Note 1: $R_{\theta JA}$ is determined with the device mounted on one square inch of copper pad, single layer 2 oz copper on FR4 board. See https://epc-co.com/epc/documents/product_training/AppNote_Thermal_Performance_of_eGaN_FETs.pdf for details.

Static Characteristics ($T_J = 25^\circ\text{C}$ unless otherwise stated)						
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
BV_{DSS}	Drain-to-Source Voltage $V_{GS} = 0 \text{ V}$, $I_D = 125 \mu\text{A}$	100			V	
I_{DSS}	Drain-Source Leakage $V_{GS} = 0 \text{ V}$, $V_{DS} = 80 \text{ V}$		10	100	μA	
I_{GSS}	Gate-to-Source Forward Leakage $V_{DS} = 5 \text{ V}$		0.1	1	mA	
	Gate-to-Source Reverse Leakage $V_{GS} = -4 \text{ V}$		10	100	μA	
$V_{GS(TH)}$	Gate Threshold Voltage $V_{DS} = V_{GS}$, $I_D = 0.08 \text{ mA}$	0.8	1.5	2.5	V	
$R_{DS(on)}$	Drain-Source On Resistance $V_{GS} = 5 \text{ V}$, $I_D = 0.1 \text{ A}$		400	550	mΩ	
V_{SD}	Source-Drain Forward Voltage ^a $V_{GS} = 0 \text{ V}$, $I_S = 0.5 \text{ A}$		2.5		V	

^a Defined by design. Not subject to production test.

All measurements were done with substrate connected to source.



Die size: 0.9 x 0.9 mm

EPC2037 eGaN® FETs are supplied only in passivated die form with solder bumps.

Applications

- High speed DC-DC conversion
- Wireless power transfer
- Lidar/pulsed power applications
- Class-D audio

Benefits

- Ultra high efficiency
- Ultra low $R_{DS(on)}$
- Ultra low Q_g
- Ultra small footprint

Scan QR code or click link below for more information including reliability reports, device models, demo boards!



<https://lead.me/EPC2037>

eGaN® FETs for Low Cost Resonant Wireless Power Applications



Yuanzhe Zhang, Ph.D., Director of Applications Engineering, Michael de Rooij, Ph.D., Vice President of Applications Engineering

Resonant wireless power systems use loosely-coupled, highly-resonant coils that are tuned to high frequencies (6.78 MHz or 13.56 MHz). The AirFuel Alliance has developed the standard for resonant wireless power applications. They address convenience-of-use issues such as source to device distance, device orientation on the source, multiple devices on a single source, higher power capability, simplicity of use, and imperfect placement.

eGaN® FETs from EPC offer significantly lower capacitance and inductance with zero reverse recovery charge (Q_{rr}) in a smaller footprint for a given $R_{DS(on)}$ than comparable MOSFETs. This enables a number of applications that require higher switching frequency such as 6.78 MHz highly resonant wireless power transfer.

In this application note, we will present a differential class E amplifier using EPC2037 for 6.78 MHz loosely coupled highly resonant wireless power applications. A photo of the EPC2037 die is shown in figure 1, with its specifications given in table 1. It has very low gate charge and parasitics. As a result, no dedicated gate driver chips are required and it can be driven directly from logic.

Class E amplifier design basics

The schematic of a single-ended class E amplifier is shown in figure 2. It consists of a ground-referenced transistor (Q_1), an RF choke (L_{RFCK}), an extra inductor (L_p) and a shunt capacitor (C_s). The load of the amplifier (Z_{load}) represents the power transmitting coil and is assumed to be inductive. A capacitor (C_c) is connected in series for coil tuning. The resistance

of the tuned coil is R_{load} . The amplifier operates at a fixed frequency with a fixed duty cycle of 50%. The transistor voltage and current waveforms under ideal operation is sketched in figure 3. Because of zero-voltage switching (ZVS) and zero-current switching (ZCS) at the optimum operating point, the class E amplifier has high efficiency (usually well above 90%).




Figure 1: Mounting side of EPC2037 eGaN FET
Dimension: 0.9 x 0.9 mm

EPC Part Number	V_{DS} (V)	$R_{DS(on)}$ (mΩ)	Q_g (nC)	Q_{rr} (nC)	$Q_{g,typ}$ (pC)	$Q_{rr,typ}$ (pC)	Q_{gss} (pC)	I_D (A)	Package (mm)
EPC2037	100	550	115	32	25	600		1.7	BGA 0.9 x 0.9

Table 1. EPC2037 specifications




Figure 2. Schematic of a single-ended class E amplifier




Figure 3. Ideal FET voltage and current waveforms for the class E amplifier

Results

- <https://open.library.ubc.ca/soa/cIRcle/collections/ubctheses/24/items/1.0406624>
- Paper shows a PA designed closely to our specifications at frequencies of 13.56 MHz and 27.12 MHz.
- Provides a design for how to drive the transistor and mentions need for heatsink.




Figure 2.2: A signal generator (clock oscillator) feeds a pulse to the LMG1020 gate driver integrated with the class-E power amplifier circuit [2].




Figure 2.9: Illustration of a heatsink attachment with corresponding thermal resistance dissipation for a typical FET device.

Results

- <https://epc-co.com/epc/Portals/0/epc/documents/application-notes/AN021%20FETs%20for%20Low%20Cost%20Class%20E%20WiPo.pdf> is a document dedicated to explaining the EPC2037's application demonstrating it's use in multiple different class E PAs.




Figure 2. Schematic of a single-ended class E amplifier

Results




Figure 8: Altium Schematic Block implementing Driver + GaN-FET. Assumes DDS, 5V, and 12V rail are handled by MCU as it is supposed to control whether they are on or off.

Observation/Conclusion

- Previous design was lacking in power efficiency and tuned to the wrong frequency.
- The EPC2037 GaN-FET in conjunction with a driver amplifying a square wave may be preferable to 2 amplifiers in series.
 - The EPC2037 GaN-FET seems preferable over the IRF510 (due to IRF510s high output capacitance) supported by documentation and paper.
 - PCB implementation needs to take into account the inaccessible pins in the smaller device.
- Will need to collaborate in order to properly design each schematic block.

Next Steps

- Do some more testing in LTspice using the EPC2037 check power efficiency.
- Change Q value of amplifier to allow PA to accept a wider range of frequencies **efficiently** (was told it needed to be 20-25MHz). Confirm range using LTspice.
- Refine design (using real component values) and integrate it into the overall device with the help of Jeremiah and Dmytro through the use of Altium 365.