

Feasibility of using the ADS1299

Dmytro Stavskyi, Luis Wong 10/14/2025

Objective

- Investigate the feasibility of acquiring and processing electromyography (EMG) signals using the ADS1299 analog front-end and MSPM0C1104 microcontroller.
- Specifically:
 1. Understand key characteristics of EMG signals (frequency range, amplitude, bandwidth, etc.).
 2. Evaluate if the ADS1299 is suitable for EMG signal acquisition.
 3. Design a connection and data flow plan between ADS1299 and MSPM0C1104.

Methods

Literature Review:

- Analyzed Rashid et al. [1] and Li et al. [2] to assess the ADS1299's performance in acquiring biopotential signals under experimental conditions.

Chip Evaluation Approach:

- Extracted and analyzed ADS1299 specifications (gain, noise, sampling rate) from the TI datasheet.

Interface Design Methodology:

- Designed a high-level connection diagram based on ADS1299 and MSPM0C1104 documentation.

Results

Rashit et al. [1] demonstrated that the ADS1299, an 8-channel, 24-bit ADC, can record biopotentials with laboratory grade precision.

Quote: "The main findings of this research are that the ADS1299 is comparable with respect to power across EEG bands, power ratio, pre-movement noise of the EEG, and the signal-to-noise ratio, the amplitude and time of the negative peak, and cosine similarity of the MRCPs" [1].

In Rashid et al.'s [1] work, MRCPs are used as a benchmark signal to evaluate the quality of EEG acquisition by the ADS1299 compared to a laboratory-grade amplifier. Because MRCPs are:

- Low-frequency (~0.1–5 Hz)
- Very low amplitude (5–50 μ V)
- Time-locked to movement

ADC1299 Specs:

- Input-referred noise: ~1 μ V RMS
- Programmable gain: 1 \times – 24 \times
- Sampling range: 250 SPS – 16 kSPS
- Digital filter: Built-in decimation filter provides strong low-pass response.

Note: This assumes that due to EEG being a harder signal to capture this would imply that the ADS is more than sufficient for EMG.

Results

- Li et al. [2] designed and implemented an 8-channel surface EMG (sEMG) acquisition system using the ADS1299 analog front-end.
- The system integrates a high-density electrode array, bias-drive circuitry, and an STM32 microcontroller for signal processing.
- They focused on back-of-hand EMG acquisition during voluntary fist-clenching movements.
- Provides direct experimental proof that the ADS1299 is effective for EMG acquisition, not just EEG [2].

Connecting ADS1299 to MSPM0C1104

- Communication: SPI bus used for configuration and data readout, as described in [1].
- Signal flow:
 1. MSPM0C1104 configures ADS1299 registers over SPI.
 2. ADS1299 digitizes EMG signals and signals data readiness (GPIO).
 3. MSPM0C1104 retrieves and processes 24-bit samples.

Example Layout




Figure 79. System Component Placement

Example Application




Figure 72. Example Schematic Using the ADS1299 in an EEG Data Acquisition Application, Sequential Montage

Observation/Conclusion:

- Options for the proof of concept:
 - ADS1299 PDK (Performance Demonstration Kit)
 - Fast, but potentially harder to integrate with main circuit
 - ADS1299 on a separate PCB
 - Need to properly design first, but would be easier to integrate with the main PCB

EMG Signals (Questions to ask)

- What level of noise should we expect in real EMG measurements, and how much filtering is typically required?
- Should we consider active filtering (analog) before the ADS1299, or is digital filtering sufficient post-acquisition?
- Record EMG as in store the signal data in a file or just read the EMG signals and provide it as an output?
 - For how long and how much?

Next steps:

Determine the option for the proof of concept

Help Jeremiah plan how integrate the ADS1299 into the current design.

Reference

- [1] U. Rashid, I. Niazi, N. Signal, and D. Taylor, "An EEG experimental study evaluating the performance of Texas Instruments ADS1299," *Frontiers in Neuroscience*, vol. 12, p. 627, 2018, doi: 10.3390/s18113721
- [2] Y. Li, H. Pan, and Q. Song, "ADS1299-Based Array Surface Electromyography Signal Acquisition System," *J. Phys.: Conf. Ser.*, vol. 2383, 012054, 2022. [Online]. Available: <https://doi.org/10.1088/1742-6596/2383/1/012054>

<https://www.ti.com/product/ADS1299>

<https://www.ti.com/tool/ADS1299EEGFE-PDK>

Initial Power Amplifier Design

Luis Wong 10/21/2025

Objective

- To fully understand and attempt design an RF Power Amplifier for use in device.
 - We need 30 - 35 dBm at output, DDS can give 0-5 dBm.
 - 50-ohm resistance

Methods

- Read through various sources to better understand the basics of RF PAs due to being unfamiliar with the subject.
- Model a Class-E power amplifier to efficiently convert low-power DDS output into the required output power.
 - Will make use of PA used in TI Reference Design Guide [1] and also designs found in [3],[5] as a guide.

Results



High-Level View of the PAs design.

- **Power Switch (MP5000ADQ-LF-P):** Disconnects PA stage when not transmitting.

Results

- Different classes of power amplifiers [2],[6],[7]:

Class	Conduction Angle	Power Efficiency	Linearity
A	360° (always on)	~25-35%	Highest
B	180°	~65%	Moderate
AB	180-360°	~50-70%	Better than AB
C	>360°	~60-80%	Poor
D	Switch	~80-90%	Poor
E	Switch	~80-90%	Moderate
F	Switch + harmonic tuning	~85-90%	Moderate

Results



Power to Voltage Conversion Table

P (dBm)	P (mW)	V _{ave} (V)	V _p (V) ¹	V _{pp} (V)
P (dBm)	P (mW)	V _{ave} (V)	V _p (V) ¹	V _{pp} (V)
-30	0.001	0.007	0.000	0.000
-29	0.001	0.008	0.011	0.022
-28	0.002	0.009	0.013	0.025
-27	0.002	0.010	0.014	0.026
-26	0.003	0.011	0.016	0.032
-25	0.003	0.013	0.018	0.036
-24	0.004	0.014	0.020	0.046
-23	0.004	0.015	0.021	0.050
-22	0.006	0.018	0.025	0.050
-21	0.008	0.020	0.028	0.056
-20	0.010	0.022	0.032	0.063
-19	0.013	0.025	0.035	0.071
-18	0.016	0.028	0.040	0.086
-17	0.020	0.032	0.045	0.089
-16	0.024	0.036	0.050	0.093
-15	0.032	0.040	0.056	0.113
-14	0.040	0.045	0.063	0.126
-13	0.050	0.050	0.071	0.142
-12	0.063	0.056	0.079	0.159
-11	0.079	0.063	0.089	0.178
-10	0.100	0.071	0.100	0.200
-9	0.126	0.080	0.121	0.243
-8	0.158	0.089	0.136	0.253
-7	0.200	0.100	0.141	0.283
-6	0.251	0.112	0.158	0.317
-5	0.316	0.126	0.178	0.356
-4	0.398	0.141	0.200	0.399
-3	0.500	0.160	0.224	0.448
-2	0.631	0.179	0.252	0.527
-1	0.794	0.199	0.282	0.564
0	1.000	0.224	0.316	0.632
				For Square wave signal, V _p =V _{ave}
				Note: The converted voltage in the above table are for R = 50 Ω

$P_{(dBm)} = 10 \log_{10} P_{(mW)}$



$P_{(mW)} = [V_{ave}(mV)]^2 * 10^R / R$

$V_{ave}(mV) = \sqrt{(P_{(mW)}) * R / 10^R}$

$V_p = \sqrt{2} * V_{ave}$, for sinusoid – Fig. a.

$V_p = V_{ave}$, for square wave – Fig. b.


$V_{pp} = 2 * V_p$



Results

Enter V_{cc}: 12 V
 Enter V_o (transistor/FET saturation voltage): 0 V
 Enter C_{oss} (transistor/FET output capacitance): 10p F
 Enter frequency: 25M Hz
 Enter the desired power output: 1 W
 Enter L₁: 50u H

R is: 74.39 Ω (Impedance transformer to 50Ω: secondary (50Ω) to primary (amplifier) turns ratio: 819.81 m)
 C1 is: 8.4 p F (XC1 is: 757.78 Ω)
 C2 is: 22.86 p F (XC2 is: 278.46 Ω)
 L1min is: 41.27 μ H (XL1 is: 7.85 k Ω)
 L2 is: 2.37 μ H (XL2 is: 371.97 Ω)
 XL2 - XC2 = 93.62 Ω
 Expect Icc of at least: 63.33 mA
 Select a FET transistor with a max Vds/Vce of at least: 53.4 V (Includes a safety factor of 0.8)
 1. f1 = 21.63 M Hz. When Q1 closed, should be less than the frequency of operation.
 1. f2 = 32.39 M Hz. When Q1 open, should be greater than the frequency of operation.
 1 / (f1 + f2 half period) = 27.01 M Hz. Should be about equal to the frequency of operation.



Schematic from Nathan Sokal's paper titled "Class-E RF power amplifiers", published in QEX Jan/Feb 2001.

For more info on designing Class-E amplifiers for LF/MF, see [VK1SV's Class-E for beginners](#)

L1min and f1/2 calculations are from [here](#).

Many thanks to Daniel O'Connor (doconnor AT gsoft.com.au) for his contribution of the SI prefix capability, the L1min and f1/2 calculation as well as a general tidy up of the javascript code!

Back to [calculators page](#) or [main page](#).


$$R = \left(\frac{(V_{CC} - V_o)^2}{P} \right) 0.576801 \left(1.0000086 - \frac{0.414395}{Q_L} - \frac{0.577501}{Q_L^2} + \frac{0.205967}{Q_L^3} \right)$$

$$C1 = \frac{1}{34.2219 f R} \left(0.99866 + \frac{0.91424}{Q_L} - \frac{1.03175}{Q_L^2} \right) + \frac{0.6}{(2\pi f)^2 L1}$$


$$C2 = \frac{1}{2\pi f R} \left(\frac{1}{Q_L - 0.104823} \right) \left(1.00121 + \frac{1.01468}{Q_L - 1.7879} \right) - \frac{0.2}{(2\pi f)^2 L1}$$

$$L2 = \frac{Q_L R}{2\pi f}$$

Results



Results



Observation/Conclusion

- Class-E PAs provide the best trade-off between high efficiency (~80–90%), simplicity, and output power for powering of implants [1], [3], [4], [7].
- The current Class-E PA isn't designed to see $50\ \Omega$ directly so we could use:
 - Use a transformer with ~1.22:1 (from the calculator) voltage ratio (secondary to primary)
 - Use a simple L-network to transform $50\ \Omega \rightarrow 74.39\ \Omega$ instead of a physical transformer.
- For wideband operation, push-pull Class-AB could be explored.

Next Steps

Refine design and integrate it into the overall device with the help of Jeremiah through the use of Altium.

References

- [1] N. R., V. A., B. Chokkalingam, S. Padmanaban, and Z. Leonowicz, "Class E Power Amplifier Design and Optimization for the Capacitive Coupled Wireless Power Transfer System in Biomedical Implants," *Energies*, vol. 10, no. 9, p. 1409, Sep. 2017, doi: <https://doi.org/10.3390/en10091409>.
- [2] M. Ludens, "RF Power Amplifier Design," ludens.cl, 2020. <https://ludens.cl/Electron/RFamps/RFamps.html>
- [3] Y. Ben Fadhel, S. Ktata, K. Sedraoui, S. Rahmani, and K. Al-Haddad, "A Modified Wireless Power Transfer System for Medical Implants," *Energies*, vol. 12, no. 10, p. 1890, May 2019, doi: <https://doi.org/10.3390/en12101890>.
- [4] S. R. Khan, S. K. Pavuluri, G. Cummins, and M. P. Y. Desmulliez, "Wireless Power Transfer Techniques for Implantable Medical Devices: a Review," *Sensors*, vol. 20, no. 12, p. 3487, Jun. 2020, doi: <https://doi.org/10.3390/s20123487>.
- [5] Texas Instruments, "HF Power Amplifier (Reference Design Guide) RFID Systems / ASP 1.) Scope," 2004. Accessed: Oct. 21, 2025. [Online]. Available: https://e2e.ti.com/cfs-file/_key/telligent-evolution-components-attachments/00-667-00-00-00-11-91-53/appnote_5F00_trf796x_5F00_pwramp_5F00_4w.pdf
- [6] S. C. Cripps, *RF Power Amplifiers for Wireless Communications*, 2nd ed., Norwood, MA, USA: Artech House, 2006.
- [7] F. H. Raab *et al.*, "Power amplifiers and transmitters for RF and microwave," *IEEE Transactions on Microwave Theory and Techniques*, vol. 50, no. 3, pp. 814–826, Mar. 2002. doi: 10.1109/22.989965.


Power Amplifier Design Continued...

Luis Wong 10/28/2025

Methods

- Made use of LTspice to graph different aspects of the design and modify accordingly.
 - Compared power efficiency from 20-25MHz
- Some further research on Class E implementations.
- Used Altium in order to make schematic (at the request of Jerimiah).

Results



Results




Figure 1: Efficiency graph of IRF510 (left) made using the following schematic (right) and calculated as described in the spice directives on the top-right of the design.

Results

Dynamic						
Input capacitance	C_{iss}	$V_{GS} = 0 \text{ V},$ $V_{DS} = 25 \text{ V},$ $f = 1.0 \text{ MHz, see fig. 5}$	-	180	-	pF
Output capacitance	C_{oss}		-	81	-	
Reverse transfer capacitance	C_{rss}		-	15	-	
Total gate charge	Q_g	$V_{GS} = 10 \text{ V}$	-	-	8.3	nC
Gate-source charge	Q_{gs}		-	-	2.3	
Gate-drain charge	Q_{gd}		-	-	3.8	

Figure 2: From Datasheet for IRF510. Shows Coss of 81pF

- If the calculations result in a shunt capacitance lower than Coss this would eliminate the need of the capacitor entirely.
- Adding any external capacitance would further slow down the drain transition and ruin ZVS.
- The device is too “capacitively heavy” for the target frequency and load.
- Will lead to the lower than expected efficiency (expecting ~90%).

Results

- Redid calculations with Coss in mind.

Enter Q (around 5 is a good start):

Enter Vcc: V

Enter Vo (transistor/FET saturation voltage): V

Enter Coss (transistor/FET output capacitance): F

Enter frequency: Hz

Enter the desired power output: W

Enter L1: H

R is: Ω (Impedance transformer to 50Ω : secondary (50Ω) to primary (amplifier) turns ratio:)

C1 is: F (XC1 is: Ω)

C2 is: F (XC2 is: Ω)

L1min is: H (XL1 is: Ω)

L2 is: H (XL2 is: Ω)

XL2 - XC2 = Ω

Expect Icc of at least: I


Select a FET/transistor with a max Vds/Vce of at least: V (Includes a safety factor of 0.8)

$1/f_r =$ Hz. When Q1 closed, should be less than the frequency of operation.

$1/f_r =$ Hz. When Q1 open, should be greater than the frequency of operation.

$1/(f_r + f_2 \text{ half period}) =$ Hz. Should be about equal to the frequency of operation.

Figure 3:
<https://people.physics.anu.edu.au/~dxt103/calculators/class-e.php>



```
V_supply = 12;
Pout = 1;
Zout = 50;
f = 25*10^7;
Q = 5; %ranges from 0-10
w = 2*pi*f;
Coss = 9.5e-12;

Coss = 9.5000e-12

R_L = 1.154*((V_supply^2)/(2*Pout))

R_L = 83.0880
```

Figure 4: R_L calculation based on this video:
<https://www.youtube.com/watch?v=Tgrakttu3sc&t=1s>

Results

Dynamic Characteristics [#] ($T_j = 25^\circ\text{C}$ unless otherwise stated)						
PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
C_{ISS}	Input Capacitance	$V_{GS} = 0 \text{ V}, V_{DS} = 50 \text{ V}$		14	17	pF
C_{RSS}	Reverse Transfer Capacitance			0.1		
C_{OSS}	Output Capacitance			6.5	10	
$C_{OSS(ER)}$	Effective Output Capacitance, Energy Related (Note 2)	$V_{GS} = 0 \text{ V}, V_{DS} = 0 \text{ to } 50 \text{ V}$		9.5		pF
$C_{OSS(TR)}$	Effective Output Capacitance, Time Related (Note 3)			12		
R_G	Gate Resistance			0.5		Ω
Q_G	Total Gate Charge	$V_{GS} = 5 \text{ V}, V_{DS} = 50 \text{ V}, I_D = 0.1 \text{ A}$		115	145	pC
Q_{GS}	Gate-to-Source Charge	$V_{DS} = 50 \text{ V}, I_D = 0.1 \text{ A}$		32		
Q_{GD}	Gate-to-Drain Charge			25		
$Q_{G(TH)}$	Gate Charge at Threshold			24		
Q_{OSS}	Output Charge	$V_{GS} = 0 \text{ V}, V_{DS} = 50 \text{ V}$		600	900	
Q_{RR}	Source-Drain Recovery Charge			0		

Defined by design. Not subject to production test.

All measurements were done with substrate connected to source.

Note 2: $C_{OSS(ER)}$ is a fixed capacitance that gives the same stored energy as C_{OSS} while V_{DS} is rising from 0 to 50% BV_{DSS} .

Note 3: $C_{OSS(TR)}$ is a fixed capacitance that gives the same charging time as C_{OSS} while V_{DS} is rising from 0 to 50% BV_{DSS} .

Figure 5: EPC2037 datasheet showing 9.5pF Coss. Might make this better for our purposes.

EPC2037 – Enhancement Mode Power Transistor

 V_{DS} , 100 V $R_{DS(on)}$, 550 mΩ I_D , 1.7 A

RoHS

Halogen-Free

Revised August 21, 2024

Gallium Nitride's exceptionally high electron mobility and low temperature coefficient allows very low $R_{DS(on)}$ while its lateral device structure and majority carrier diode provide exceptionally low Q_S and zero Q_{RS} . The end result is a device that can handle tasks where very high switching frequency, and low on-time are beneficial as well as those where on-state losses dominate.

Application Notes:

- Easy-to-use and reliable gate, Gate Drive ON = 5 V typical, OFF = 0 V (negative voltage not needed)
- Top of FET is electrically connected to source



Maximum Ratings

PARAMETER	VALUE	UNIT
V_{DS}	Drain-to-Source Voltage (Continuous)	100
	Drain-to-Source Voltage (up to 10,000 5 ms pulses at 150°C)	120
I_D	Continuous ($T_A = 25^\circ\text{C}$, $R_{DS(on)} = 44\text{ m}\Omega$)	1.7
	Pulsed (25°C , $T_{PULSE} = 300 \mu\text{s}$)	2.4
V_{GS}	Gate-to-Source Voltage	6
	Gate-to-Source Voltage	-4
	Recommended Gate-to-Source Voltage Operating Range*	4.5 – 5.5
T_J	Operating Temperature	-40 to 150
T_{STG}	Storage Temperature	-40 to 150
		°C

Operating at less than 4 V_{GS} is not recommended.

Thermal Characteristics

PARAMETER	TYP	UNIT
R_{JAC}	Thermal Resistance, Junction-to-Case	14
R_{JAB}	Thermal Resistance, Junction-to-Board	79
R_{JJA}	Thermal Resistance, Junction-to-Ambient (Note 1)	100

Note 1: R_{JJA} is determined with the device mounted on one square inch of copper pad, single layer 2 oz copper on FR4 board. See https://epc-co.com/epc/documents/product-training/Appnote_Thermal_Performance_of_eGaN_FETs.pdf for details

Static Characteristics ($T_J = 25^\circ\text{C}$ unless otherwise stated)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
BV_{DSS}	Drain-to-Source Reverse Voltage	$V_{GS} = 0\text{ V}$, $I_D = -125\text{ }\mu\text{A}$	100	100	V	
$I_{DS(on)}$	Drain-Source Leakage	$V_{GS} = 0\text{ V}$, $V_{DS} = 80\text{ V}$	10	100	μA	
I_{GSS}	Gate-to-Source Forward Leakage	$V_{GS} = 5\text{ V}$	0.1	1	mA	
	Gate-to-Source Reverse Leakage	$V_{GS} = -4\text{ V}$	10	100	μA	
$V_{GTH(TH)}$	Gate Threshold Voltage	$V_{DS} = V_{GS} = 0.08\text{ mA}$	0.8	1.5	2.5	V
$R_{DS(on)}$	Drain-Source On Resistance	$V_{GS} = 5\text{ V}$, $I_D = 0.1\text{ A}$	400	550	$\text{m}\Omega$	
V_{SD}	Source-Drain Forward Voltage*	$V_{GS} = 0\text{ V}$, $I_D = 0.5\text{ A}$	2.5		V	

* Defined by design. Not subject to production test.

All measurements were done with substrate connected to source.

Scan QR code or click link below for more information including reliability reports, device models, demo boards!

<https://lead.me/EPC2037>

eGaN® FETs for Low Cost Resonant Wireless Power Applications



Yuanzhe Zhang, Ph.D., Director of Applications Engineering, Michael de Rooy, Ph.D., Vice President of Applications Engineering



Die size: 0.9 x 0.9 mm
EPC2037 eGaN® FETs are supplied only in passivated die form with solder bumps.

Applications

- High speed DC-DC conversion
- Wireless power transfer
- Lidar/pulsed power applications
- Class-D audio

Benefits

- Ultra high efficiency
- Ultra low $R_{DS(on)}$
- Ultra low Q_S
- Ultra small footprint

Resonant wireless power systems use loosely-coupled, highly-resonant coils that are tuned to high frequencies (6.78 MHz or 13.56 MHz). The AirFuel Alliance has developed the standard for resonant wireless power applications. They address convenience-of-use issues such as source to device distance, device orientation on the source, multiple devices on a single source, higher power capability, simplicity of use, and imperfect placement.

eGaN® FETs from EPC offer significantly lower capacitance and inductance with zero reverse recovery charge (Q_{RR}) in a smaller footprint for a given $R_{DS(on)}$ than comparable MOSFETs. This enables a number of applications that require higher switching frequency such as 6.78 MHz highly resonant wireless power transfer.

of the tuned coil is R_{load} . The amplifier operates at a fixed frequency with a fixed duty cycle of 50%. The transistor voltage and current waveforms under ideal operation is sketched in figure 3. Because of zero-voltage switching (ZVS) and zero-current switching (ZCS) at the optimum operating point, the class E amplifier has high efficiency (usually well above 90%).




Figure 1: Mounting side of EPC2037 eGaN FET Dimension: 0.9 x 0.9 mm

In this application note, we will present a differential class E amplifier using EPC2037 for 6.78 MHz loosely coupled highly resonant wireless power applications. A photo of the EPC2037 die is shown in figure 1, with its specifications given in table 1. It has very low gate charge and parasitics. As a result, no dedicated gate driver chips are required and it can be driven directly from logic.

Class E amplifier design basics

The schematic of a single-ended class E amplifier is shown in figure 2. It consists of a ground-referenced transistor (Q_1), an RF choke ($L_{RF(ck)$ }), an extra inductor (L_t) and a shunt capacitor (C_{sh}). The load of the amplifier (Z_{load}) represents the power transmitting coil and is assumed to be inductive. A capacitor (C_t) is connected in series for coil tuning. The resistance

EPC Part Number	V_{DS} (V)	$R_{DS(on)}$ @ 5 V (mΩ)	Q_S @ 5 V Typ (pC)	Q_{RS} Typ (pC)	Q_{DS} Typ (pC)	Q_{BS} (pC)	I_D (A)	Package (mm)
EPC2037	100	550	115	32	25	600	1.7	BGA 0.9 x 0.9

Table 1. EPC2037 specifications




Figure 2. Schematic of a single-ended class E amplifier




Figure 3. Ideal FET voltage and current waveforms for the class E amplifier

Results

- <https://open.library.ubc.ca/soa/cIRcle/collections/ubctheses/24/items/1.0406624>
- Paper shows a PA designed closely to our specifications at frequencies of 13.56 MHz and 27.12 MHz.
- Provides a design for how to drive the transistor and mentions need for heatsink.




Figure 2.2: A signal generator (clock oscillator) feeds a pulse to the LMG1020 gate driver integrated with the class-E power amplifier circuit [2].




Figure 2.9: Illustration of a heatsink attachment with corresponding thermal resistance dissipation for a typical FET device.

Results

- <https://epc-co.com/epc/Portals/0/epc/documents/application-notes/AN021%20FETs%20for%20Low%20Cost%20Class%20E%20WiPo.pdf> is a document dedicated to explaining the EPC2037's application demonstrating it's use in multiple different class E PAs.




Figure 2. Schematic of a single-ended class E amplifier

Results




Figure 8: Altium Schematic Block implementing Driver + GaN-FET. Assumes DDS, 5V, and 12V rail are handled my MCU as it is supposed to control whether they are on or off.

Observation/Conclusion

- Previous design was lacking in power efficiency and tuned to the wrong frequency.
- The EPC2037 GaN-FET in conjunction with a driver amplifying a square wave may be preferable to 2 amplifiers in series.
 - The EPC2037 GaN-FET seems preferable over the IRF510 (due to IRF510's high output capacitance) supported by documentation and paper.
 - PCB implementation needs to take into account the inaccessible pins in the smaller device.
- Will need to collaborate in order to properly design each schematic block.

Next Steps

- Do some more testing in LTspice using the EPC2037 check power efficiency.
- Change Q value of amplifier to allow PA to accept a wider range of frequencies **efficiently** (was told it needed to be 20-25MHz). Confirm range using LTspice.
- Refine design (using real component values) and integrate it into the overall device with the help of Jeremiah and Dmytro through the use of Altium 365.

Power Amplifier Design Continued...

Luis Wong 11/04/2025


Objective

- Refine class E Design so that it may be implementable in Altium.
 - Simulate the efficiency of an ideal GaN_FET setup.
 - Achieve decent efficiency using IRF510 MOSFET.
 - Simulate 500us of the PA working.
 - User Driver in design.
 - Use capacitor and inductor values that are attainable.

Methods

- Use Altium and LTspice in order to make a working schematic and simulation.
- Use ONLINE SMITH CHART TOOL in order to make matching network.

Results



Results






Figure 2.5: Simulated results for efficiency versus power of class-E amplifiers designed for 13.56 MHz and 27.12 MHz frequency bands.

Results



Die size: 0.9 x 0.9 mm

EPC2037 eGaN® FETs are supplied only in passivated die form with solder bumps.




1) Typical metal surface min. x=7.25 y=12.3

All dimensions are in units mm

The drawing is in compliance with ISO 128-30, Projection Method 1 []

Results



Results






Figure 2.2: A signal generator (clock oscillator) feeds a pulse to the LMG1020 gate driver integrated with the class-E power amplifier circuit [2].

Results




Will use calculator in order to tune matching network (an approx. 4 ohm to 50 ohm impedance).

Results (DDS: 3.3V Square Wave)




Ready

Results (DDS: 3.3V Square Wave)




Results (DDS: 3.3V Square Wave)




Results (DDS: 5V Sine Wave)

3.3 V makes power out go down to 0.7W




Results





This results in distorted sine wave as output a period of about 50ns instead of the 40ns we expect
(Each tick is 10ns).

Results



Results



Observation/Conclusion

- As we are approaching the end of the semester the IRF510 while not as efficient is easier to prototype with.
 - Manages the >50% efficiency Jerimiah was looking for.
- Altium Schematic was implemented.

Next Steps

- Correct any mistakes in Altium design and adjust based on feedback.
- Adjust matching network design to work with real values.
- Order PCB in order to begin firmware development
- Assemble PCB and test functionality.