

A

B

C


D

A


B

C

D



Title		
Size	Number	Revision
A		
Date:	11/08/2025	Sheet of
File:	C:\Users\...\MCU.SchDoc	Drawn By:



Title		
Size	Number	Revision
A4		
Date:	11/08/2025	Sheet of
File:	C:\Users\...\Boost 12V.SchDoc	Drawn By:

A

B

C


D

1

2

Table 2. Rise Time Table

CT (pF)	RISE TIME (μs) 10% - 90%, C _L = 0.1 μF, C _{IN} = 1 μF, R _L = 10 Ω				
	VIN = 18 V	VIN = 12 V	VIN = 9 V	VIN = 5 V	VIN = 3.3 V
0	115	91	78	60	98
470	136	94	80	63	98
1000	310	209	158	91	102
2200	688	464	345	198	135
4700	1430	957	704	397	265
10000	3115	2085	1540	864	550
27000	8230	5460	4010	2245	1430



^Δ QOD can be left floating as no discharging is needed

B

C

D

Title		
Size A	Number	Revision
Date:	11/08/2025	Sheet of
File:	C:\Users\...\Switch1.SchDoc	Drawn By:

1

2

3

4








Figure 1. Basic AD9850 Clock Generator Application with Low-Pass Filter




Title			
Size A	Number		Revision
Date:	11/08/2025	Sheet of	
File:	C:\Users\...\DDS.SchDoc	Drawn By:	




Title		
Size	Number	Revision
A		
Date:	11/08/2025	Sheet of
File:	C:\Users\...\LDO.SchDoc	Drawn By:







Title		
Size	Number	Revision
A		
Date:	11/08/2025	Sheet of
File:	C:\Users\...\PA stage 1.SchDoc	Drawn By:




Title		
Size	Number	Revision
A		
Date:	11/08/2025	Sheet of
File:	C:\Users\...\PA stage 2.SchDoc	Drawn By:



Title		
Size	Number	Revision
A		
Date:	11/08/2025	Sheet of
File:	C:\Users\...\Output.SchDoc	Drawn By:




Title		
Size	Number	Revision
A		
Date:	11/08/2025	Sheet of
File:	C:\Users\...\Switch2.SchDoc	Drawn By:



$$V_{OUT} = 1.202V \cdot (1 + R1/R2)$$

$$R1/R2 = 4.2$$



Title		
Size	Number	Revision
A		
Date:	11/08/2025	Sheet of
File:	C:\Users\...\Boost 5V.SchDoc	Drawn By: