CSCE 230 – Group Labs (the Project)

1. Submission and TA checkoff Deadlines

- ➤ Group Lab 1 (DE1 board not needed): 11:59PM, April 11 (Tuesday) 100 points
- ➤ Group Lab 2 (DE1 board not needed): 11:59PM, April 18 (Tuesday) 100 points
- > Optional Group Lab 3 (DE1 board needed): 11:59PM, April 21 (Friday) Bonus 50 points

2. Overview

- You will design a processor, called a Simple Processor, which is very similar to a Nios Processor that we have studied in the class.
- > For each group lab,
 - please submit your VHDL design files on Canvas before the required deadline (no late submission will be accepted by Canvas),
 - please ask a lab TA (check Canvas Syllabus for TA information) to grade your ModelSim waveform or DE1 board demo before the required deadline (20 points penalty for group labs 1 and 2 if graded after the deadline, and no late grading for group lab 3).
- For a group with two students, only one student needs to submit the VHDL design files, and Canvas will automatically assign the same score to both students.
- After each lab, you may also submit your feedbacks on Canvas for bonus points.

3. Differences between a Nios Processor and a Simple Processor

a Nios Processor		a Simple Processor
Word size	32 bits	16 bits
Addressing Byte addressing that assigns		Word addressing that assigns
	successive addresses to successive	successive addresses to
	bytes. Specifically,	successive words. Specifically,
	Address of the first word is 0,	Address of the first word is 0,
	address of the second word is 4,	address of the second word is 1,
	address of the third word is 8,	address of the third word is 2,
Number of	32 registers, r0, r1,, r31, each	8 registers, r0, r1,, r7, each
registers in the	with 32 bits	with 16 bits
register file		
Return address	r31	r7
register		
Instruction size	A word of 32 bits	A word of 16 bits
Instruction formats	3 formats: R type, I type, and J	4 formats: R type, I type, B type,
	type.	and J type. (explained below)
ALU flags	ALU flags are generated and then	ALU flags are generated and then
	checked in stage 3 of the same	saved to register STATUS, and
	instruction.	then checked in stage 3 of the
		next (or later) instruction. (Refer
		to the cmp and branching
		instructions for more details)

- 4. Instruction set architecture (ISA)
 - 4.1. Four types of instruction formats
 - 4.1.1. R type, such as add, sub, and, or, xor, cmp, jmp, callr, ret
 - Instructions with only register operands.
 - 3-bit operation code (OP_code) is always 0b000, where 0b indicates a binary number.
 - 4-bit operation extension (OPX) indicates the specific type of an R-type instruction.
 - 3-bit D is the register index of the destination register RD.
 - 3-bit T is the register index of the second source register RT.
 - 3-bit S is the register index of the first source register RS.

S	Т	D	OPX	OP_code
15:13	12:10	9:7	6:3	2:0
				0h000

- 4.1.2. I type, including ldw, stw, addi, ori, orhi
 - Instructions with a 7-bit immediate operand and at most two register operands.
 - 3-bit OP_code is between 0b001 and 0b101 that indicates the specific type of an I-type instruction.
 - 7-bit immediate operand, called imm7
 - 3-bit D is the register index of register RD.
 - 3-bit S is the register index of register RS.

S	D	7-bit immediate operand	OP_code
15:13	12:10	9:3	2:0

- 4.1.3. B type, such as br, beq, bne, bge, ...
 - Branching instructions with a 9-bit immediate operand and no register operands.
 - 3-bit OP code is always 0b110.
 - 4-bit OPX indicates the branching condition
 - 9-bit immediate operand, called imm9

9-bit immediate operand	OPX	OP_code
15:7	6:3	2:0
		0h110

- 4.1.4. J type, including call.
 - Call instructions with a 13-bit immediate operand and no register operands.
 - 3-bit OP code is always 0b111.
 - 13-bit immediate operand, called imm13

1 ,	
13-bit immediate operand	OP_code
15:3	2:0
	0b111

4.2. Arithmetic instructions

4.2.1. add

• Instruction type: R

• OP_code = 0b000, OPX = 0b0000

• Operation: RD ← RS + RT

• Example: add r2, r3, r4

Format for the example

S	Т	D	OPX	OP_code
15:13	12:10	9:7	6:3	2:0
3	4	2	0b0000	0b000

4.2.2. addi

• Instruction type: I

• OP code = 0b011

• Operation: RD \leftarrow RS + σ (imm7). The last term is the 16-bit sign-extension of the 7-bit immediate operand.

• Example: addi r2, r3, 1

Format for the example

S	D	7-bit immediate operand	OP_code
15:13	12:10	9:3	2:0
3	2	1	0b011

4.2.3. sub

• Instruction type: R

• OP code = 0b000, OPX = 0b0001

• Operation: RD ← RS - RT

• Example: sub r2, r3, r4

• Format for the example

S	Т	D	OPX	OP_code
15:13	12:10	9:7	6:3	2:0
3	4	2	0b0001	0b000

4.3. Logic instructions

4.3.1. and

• Instruction type: R

• OP_code = 0b000, OPX = 0b0010

• Operation: RD ← RS and RT

• Example: add r2, r3, r4

Format for the example

S	Т	D	OPX	OP_code
15:13	12:10	9:7	6:3	2:0
3	4	2	0b0010	0b000

4.3.2. or

• Instruction type: R

• OP_code = 0b000, OPX = 0b0011

• Operation: $RD \leftarrow RS$ or RT

• Example: or r2, r3, r4

Format for the example

S	Т	D	OPX	OP_code
15:13	12:10	9:7	6:3	2:0
3	4	2	0b0011	0b000

4.3.3. ori

• Instruction type: I

• OP_code = 0b100

• Operation: RD \leftarrow RS or (0b000000000:imm7). The last term is the 16-bit zero-extension of the 7-bit immediate operand.

• Example: ori r2, r3, 1

• Format for the example

S	D	7-bit immediate operand	OP_code
15:13	12:10	9:3	2:0
3	2	1	0b100

4.3.4. orhi

• Instruction type: I

• OP_code = 0b101

• Operation: RD ← RS or (imm7:0b000000000).

• Example: orhi r2, r3, 1

• Format for the example

S	D	7-bit immediate operand	OP_code
15:13	12:10	9:3	2:0
3	2	1	0b101

4.3.5. xor

• Instruction type: R

• OP_code = 0b000, OPX = 0b0100

• Operation: RD ← RS xor RT

• Example: xor r2, r3, r4

• Format for the example

S	Т	D	OPX	OP_code
15:13	12:10	9:7	6:3	2:0
3	4	2	0b0100	0b000

4.3.6. nand

• Instruction type: R

• OP_code = 0b000, OPX = 0b0101

• Operation: RD ← RS nand RT = not (RS and RT)

• Example: nand r2, r3, r4

Format for the example

S	Т	D	OPX	OP_code
15:13	12:10	9:7	6:3	2:0
3	4	2	0b0101	0b000

4.3.7. nor

• Instruction type: R

• OP_code = 0b000, OPX = 0b0110

• Operation: RD ← RS nor RT = not (RS or RT)

• Example: nor r2, r3, r4

• Format for the example

S	Т	D	OPX	OP_code
15:13	12:10	9:7	6:3	2:0
3	4	2	0b0110	0b000

4.3.8. xnor

• Instruction type: R

• OP_code = 0b000, OPX = 0b0111

• Operation: RD ← RS xnor RT = not (RS xor RT)

• Example: xnor r2, r3, r4

Format for the example

S	Т	D	OPX	OP_code
15:13	12:10	9:7	6:3	2:0
3	4	2	0b0111	0b000

4.4. Data copy instructions

4.4.1. ldw

• Instruction type: I

• OP_code = 0b001

• Operation: RD \leftarrow Mem16[RS + σ (imm7)].

• Example: ldw r2, 1(r3)

• Format for the example

S	D	7-bit immediate operand	OP_code
15:13	12:10	9:3	2:0
3	2	1	0b001

4.4.2. stw

• Instruction type: I

• OP_code = 0b010

• Operation: Mem16[RS + σ (imm7)] \leftarrow RD.

Example: stw r2, 1(r3)Format for the example

S	D	7-bit immediate operand	OP_code
15:13	12:10	9:3	2:0
3	2	1	0b010

4.5. Control transfer instructions

4.5.1. cmp

• Instruction type: R

• OP code = 0b000, OPX = 0b1000

• Operation: RS – RT, and then save ALU flags N, C, V, Z to register STATUS as bits 3, 2, 1, 0, respectively. Note that, cmp is the *only* instruction that writes ALU flags to register STATUS.

• Example: cmp r3, r4

• Format for the example

S	Т	D	OPX	OP_code
15:13	12:10	9:7	6:3	2:0
3	4	0	0b1000	0b000

4.5.2. branching instructions

• Instruction type: B

• OP_code = 0b110

• Branching conditions

		I	1	
OPX	Instruction	Condition	sign	ALU Flags
0b0000	br	unconditional		
0b0001	beq	RS = RT		Z = 1
0b0010	bne	RS ≠ RT		Z = 0
0b0011	bgeu	RS >= RT	unsigned	C = 1
0b0100	bltu	RS < RT	unsigned	C = 0
0b0101	bgtu	RS > RT	unsigned	(C = 1) and (Z = 0)
0b0110	bleu	RS <= RT	unsigned	(C = 0) or (Z = 1)
0b0111	bge	RS >= RT	signed	N = V
0b1000	blt	RS < RT	signed	N≠V
0b1001	bgt	RS > RT	signed	(N = V) and (Z = 0)
0b1010	ble	RS <= RT	signed	(N ≠ V) or (Z = 1)
others	not used	not used		

• Operation: PC \leftarrow PC + 1 + σ (imm9) if condition is true; PC \leftarrow PC + 1, otherwise.

- A branching instruction is used together with a cmp instruction.
 - ◆ The cmp instruction compares two registers RS and RT and saves the ALU flags to register STATUS.
 - ◆ The branching instruction checks its condition using the ALU flags saved in register STATUS.
 - ➤ If the condition is true, the processor executes the instruction at the LABEL;
 - > otherwise the processor executes the next instruction.
- Note that,
 - ◆ A branching instruction in a Nios Processor is equivalent to a cmp instruction and a branching instruction in a Simple Processor.
 - ◆ A Simple Processor uses word addressing, and thus the address difference between two consecutive instructions is only 1. This is why PC + 1.
- Example:
 - ♦ Address=0x0F cmp r3, r4
 - ♦ Address=0x10 beq LABEL
 - **♦** ...
 - ♦ Address=0x15 LABEL:
- Format for the example

9-bit immediate operand	OPX	OP_code
15:7	6:3	2:0
0x15-(0x10+1) = 4 = 0b000000100	0b0001	0b110

4.5.3. jmp

- Instruction type: R
- OP code = 0b000, OPX = 0b1001
- Operation: $PC \leftarrow r2$.
- Example: jmp r2
- Format for the example

S	Т	D	OPX	OP_code
15:13	12:10	9:7	6:3	2:0
2	0	0	0b1001	0b000

4.5.4. callr

- Instruction type: R
- OP code = 0b000, OPX = 0b1010
- Operation: $r7 \leftarrow PC + 1$, $PC \leftarrow r2$
- Example: callr r2
- Format for the example

S	Т	D	OPX	OP_code
15:13	12:10	9:7	6:3	2:0
2	0	7	0b1010	0b000

4.5.5. call

• Instruction type: J

• OP_code = 0b111

• Operation: r7 \leftarrow PC + 1, PC \leftarrow (PC_{15:13}:imm13)

• Example:

♦ Address=0x000 call LABEL

♦ ...

♦ Address=0x100 LABEL:

• Format for the example

13-bit immediate operand	OP_code
15:3	2:0
(Address of LABEL) _{12:0} =0x100	0b111

4.5.6. ret

• Instruction type: R

• OP_code = 0b000, OPX = 0b1011

• Operation: PC ← r7


• Example: ret

• Format for the example

S	Т	D	OPX	OP_code
15:13	12:10	9:7	6:3	2:0
7	0	0	0b1011	0b000

5. Computer organization

5.1. A simple computer consists of a simple processor and a memory and IO interface.



5.2. VHDL implementation

- A Simple Computer: SimpleComputer.vhd, which is complete and is the top-level entity for Quartus.
- A Simple Processor: SimpleProcessor.vhd. which is incomplete and is what you need to complete in this project.
- Memory and I/O:
 - MemorylOInterface.vhd, which is complete.
 - MainMemory.vhd, which is complete.
 - MemoryInitialization.mif, which is incomplete and is where you need to write the binary encodings of an assembly program.

5.3. Computer Interface


- The processor clock input port is directly connected to the computer clock input port, and is triggered by a rising edge of the computer clock. The memory and IO clock input port is connected to the output of a NOT gate, and thus is triggered by a falling edge of the computer clock.
- When KEY0 is pushed (i.e. KEY0=0), the computer is reset. Therefore, the inverted KEY0 is connected to the reset input ports of the processor and memory and IO interface.

5.4. Main memory and I/O ports

Base Address	End Address	Memory or I/O	16-bit data at an address
0x0000	0x0FFF	Main memory	
0x1000	0x1000	LEDR: LED Red (Write only)	000000:LEDR9:LEDR8::LEDR0
0x1010	0x1010	LEDG: LED Green (Write only)	00000000:LEDG7:LEDG6::LEDG0
0x1040	0x1040	SW: Slider Switch (Read only)	000000:SW9:SW8::SW0
0x1050	0x1050	KEY: Push Button (Read only)	000000000000:KEY3:KEY2:KEY1:0

6. Processor architecture

6.1. The processor architecture diagram



6.2. Diagram differences between a Nios Processor and a Simple Processor

- Addresses A and B of Register File
- All inputs of MuxC
- STATUS register
- extend control signal of Immediate Extension
- Input0 of MuxINC
- Input and output of Control Unit

6.3. VHDL implementation

6.3.1. The simple processor

SimpleProcessor.vhd, which is incomplete but already contains all necessary
components and internal signals. You only need to write the implementation
between "begin" and "end" of the architecture. You may add other internal signals
or output signals into SimpleProcessor.vhd for debugging, but do not create any
other new VHDL files in this project.

6.3.2. Register file

• RegisterFile8by16Bit.vhd, which is complete

6.3.3. Other registers

• Please use Reg16Bit.vhd as a component to implement all other registers including PC, IR, STATUS, RA, RB, RZ, RM, RY, PC temp.

6.3.4. ALU

• ALU.vhd, which is complete

6.3.5. Immediate extension

• Immediate.vhd, which is complete. This design is very different from the immediate design that we have studied in the class, so please read this file carefully in order to determine which extension to use for various instructions.

6.3.6. PC adder

Adder16Bit.vhd, which is complete and is used both as a PC Adder and in the ALU.

6.3.7. Control unit

 ControlUnit.vhd, which is incomplete but already contains the current state process and the next state function process. You only need to write the output function.
 You may add other internal signals or output signals into ControlUnit.vhd for debugging, but again do not create any other new VHDL files in this project.

6.3.8. Various multiplexers

 Mux4Input3Bit.vhd, Mux2Input16Bit.vhd, Mux4Input16Bit.vhd, and Mux8Input16Bit.vhd, which are all complete and are all the multiplexers that we need in this project.

7. Group Lab 1

7.1. Deadline

Please check the first page for the deadline.

7.2. Lab objective

Implement the datapath and all arithmetic and logic instructions

7.3. Lab task

7.3.1. Project files

- Please create a Quartus project with all the provided files, including all the vhd files, MemoryInitialization.mif file, and task.do file.
- Please carefully read the provided files. We have already studied all of them, except the MainMemory and IO interface.


7.3.2. Files to modify

- SimpleProcessor.vhd: please connect all the components according to the processor architecture diagram.
- ControlUnit.vhd: Please set the output control signals for all the arithmetic and logic instructions. Note: simply copying and pasting the VHDL code from the lecture slides will not work due to some minor mistakes in the slides and the difference between a Nios processor and a Simple processor.
- MemoryInitialization.mif: Please convert the following assembly program to binary encodings and then to hexadecimal encodings, and finally write the hexadecimal encodings to the MemoryInitialization.mif.
- Do not create any other new VHDL design files, or modify any other VHDL files except for debugging purpose.

7.3.3. Assembly program to test

```
r0, r0, r0 # at address 0
add
addi r1, r0, 1
                   # at address 1
ori r2, r0, 2
                   # at address 2
xor r3, r1, r2
                   # at address 3
add r4, r1, r3
                   # at address 4
or r5, r1, r4
                   # at address 5
    r6, r2, r4
nor
                    # at address 6
sub r7, r6, r2
                   # at address 7
orhi r7, r3, 3 \# at address 8
```

- The following is a screenshot of MemoryInitialization.mif. You can double-click a cell
 to enter the hexadecimal encoding of an instruction at that address. As an example,
 the hexadecimal encodings of the first three instructions have already been entered
 in the screenshot.
 - ♦ Address 0: 0x0000 is the hexadecimal encoding of "add r0, r0, r0".
 - ◆ Address 1: 0x040B is the hexadecimal encoding of "addi r1, r0, 1"
 - ♦ Address 2: 0x0814 is the hexadecimal encoding of "ori r2, r0, 2"



7.4. Self test

- Please run ModelSim with the provided testing script task.do, and verify that the assembly program executes correctly as what you expected. If not, please check
 - whether the binary encoding of an instruction is correct
 - whether PC is updated correctly after each instruction
 - whether the correct instruction is loaded to IR after stage 1
 - whether the inter-stage registers have the correct values
 - whether the control signals have the correct values at each stage (you need to modify the code to output the control signals).
 - whether the registers in the register file have the correct values

7.5. Submission

- Please submit the following three files: SimpleProcessor.vhd, ControlUnit.vhd, and MemoryInitialization.mif on Canvas.
- Note that no submissions will be accepted by Canvas after the deadline.

7.6. Grading

- Please ask a lab TA to grade your ModelSim waveform of task.do before the deadline.
- The grading rubric is available on Canvas.
- Note that there will be late penalty if you ask a TA to grade your lab after the deadline.

8. Group Lab2

8.1. Deadline

Please check the first page for the deadline.

8.2. Lab objective

Implement all data copy and control transfer instructions

8.3. Lab task

8.3.1. Project files

• Re-use your Quartus project files from Group Lab 1.

8.3.2. Files to modify

- ControlUnit.vhd: Please set the output control signals for all data copy and control transfer instructions.
- SimpleProcessor.vhd: Modify only if necessary. For example, if you made mistakes in Group Lab 1.
- MemoryInitialization.mif: Please convert the following assembly program to hexadecimal encodings, and then write them to the MemoryInitialization.mif.

8.3.3. Assembly program to test

```
add
          r0, r0, r0
                           #0:
     addi r6, r0, 0x20
                           #1:
     addi r2, r0, 2
                          #2:
     call sum
                          #3: r7 used as ra
end: br end
                          #4:
sum: addi r6, r6, -4
                        #5: r6 is used as sp
     stw r4, (r6)
                         #6: push r4
    addi r3, r0, 0
                          #7:
    addi r4, r0, 1
                          #8:
loop: add r3, r3, r4
                          #9:
     addi r4, r4, 1
                          #A:
          r2, r4
     cmp
                          #B:
         loop
     bae
                          #C:
     ldw r4, (r6)
                          #D: pop r4
     addi r6, r6, 4
                          #E:
     ret
                          #F: return to ra
```

8.4. Self test

 Please run ModelSim with the provided testing script task.do, and verify that the assembly program executes correctly as what you expected.

8.5. Submission

 Please submit the following three files before the deadline: SimpleProcessor.vhd, ControlUnit.vhd, and MemoryInitialization.mif on Canvas. You must submit file SimpleProcessor.vhd even if it is not modified.

8.6. Grading

- Please ask a lab TA to grade your ModelSim waveform of task.do before the deadline.
- The grading rubric is available on Canvas.
- Note that there will be late penalty if you ask a TA to grade your lab after the deadline.

9. Optional Group Lab 3

9.1. Deadline

Please check the first page for the deadline.

9.2. Lab objective

Load and test our Simple Computer design on a DE1 board

9.3. Lab task

9.3.1. Project files

- Re-use your Quartus project files from Group Lab 2.
- Automatic pin assignment: menu "Assignment" → "Import Assignment" → select file "Project pin assignments.csv" → click the "OK" button

9.3.2. Files to modify

- ControlUnit.vhd: Modify only if necessary.
- SimpleProcessor.vhd: Modify only if necessary.
- MemoryInitialization.mif: Please convert the following assembly program to hexadecimal encodings, and then write them to the MemoryInitialization.mif.

9.3.3. Assembly program to test

```
add r0, r0, r0 #0:
orhi r1, r0, 8 #1: LEDR Address
ori r2, r1, 0x10 #2: LEDG Address
ori r3, r1, 0x40 #3: SW Address
ori r4, r1, 0x50 #4: KEY Address
addi r5, r0, 1 #5:
loop: ldw r6, (r3) #6: Get current SW status
stw r6, (r1) #7: Set LEDR according to SW
stw r5, (r2) #8: Set LEDG according to r5
ldw r6, (r4) #9: get current KEY status
cmp r6, r7 #A: cmp with previous KEY status
beq loop #B: No change in KEY, then goto loop
add r7, r6, r0 #C: save current KEY status to r7
addi r5, r5, 1 #D: increase r5 by 1
br loop #E: goto loop
```

9.4. Self test

- After you have successfully loaded the design onto a DE1 board, please first press KEY0 to reset the Simple Computer.
- The above assembly program sets red LEDs (LEDR) according to the positions of Slider Switches (SW), and sets green LEDs (LEDG) according to a binary number which is increased by any change (push or release) of KEY3, KEY2, and KEY1.

9.5. Submission

Please submit the following three files before the deadline: SimpleProcessor.vhd, ControlUnit.vhd, and MemoryInitialization.mif on Canvas. You must submit the two vhd files even if they are not modified.

9.6. Grading

- Please ask a lab TA to grade your DE1 board demo before the deadline.
- Note that no late grading for this optional group lab after the deadline.