

THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR
HEREWITH IS THE PROPERTY OF LOGICBOARDS.ORG AND MAY
BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE
RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.

REVISION	DESCRIPTION	DATE	APPROVED
1.0.0	Initial Draft	04/09/21	

Logicboard Wi-Fi SoM Top Sheet

Table of contents

- Sheet 1: Project Top Sheet (this page)
- Sheet 2: Block Diagram
- Sheet 3: MPU I/Os
- Sheet 4: MPU Power
- Sheet 5: 512 MB DDR3L Memory
- Sheet 6: 4GB eMMC Flash
- Sheet 7: Power Management IC
- Sheet 8: Board to Board Connectors
- Sheet 9: Wireless

Notes

Always match the schematic number with PCB number

Improvements on next version


1. Add Fiducial Marks

U_BLOCK_DIAGRAM
Block Diagram.SchDoc



APPROVALS	DATE	PROJECT	Logicboards
ENG: .	.	Logicboard_V2.PrjPcb	
DSN: Deepak Reddy	27/10/2021	PROJECT REVISION: 2.0.0	DOCUMENT REVISION: 1.0.0
CHK: .	.	TITLE	
REFERENCE DOCUMENTS			
BOM: LB-WIFI-BOM-R01			
ASSY DWG: LB-WIFI-ASSY-R01		DWG NO.	
FAB DWG: LB-WIFI-FAB-R01		A3	LB-WIFI-DWG-R01
PCB DWG: LB-WIFI-PCB-R01		SCALE: 1:1	FILE NAME: Project Top Sheet.SchDoc
			SHEET 1 OF 9


THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR
HEREWITH IS THE PROPERTY OF LOGICBOARDS.ORG AND MAY
BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE
RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.



APPROVALS	DATE	PROJECT	Logicboards
ENG:	.	Logicboard_V2.PrjPcb	
DSN:	Deepak Reddy	PROJECT REVISION:	2.0.0
CHK:	NA	DOCUMENT REVISION:	1.0.0
REFERENCE DOCUMENTS		TITLE	
BOM:	LB-WIFI-BOM-R01	ASSY DWG:	LB-WIFI-ASSY-R01
FAB DWG:	LB-WIFI-FAB-R01	PCB DWG:	LB-WIFI-PCB-R01
PCB DWG:	LB-WIFI-PCB-R01	SCALE:	1:1
		FILE NAME	Block Diagram.SchDoc
		SHEET	2 OF 9


THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR
HEREWITH IS THE PROPERTY OF LOGICBOARDS.ORG AND MAY
BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE
RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.

REVISION	DESCRIPTION	DATE	APPROVED
1.0.0	Initial Draft	04/09/21	




PROJECT		Logiboard_V2.PjrPcb		Logicboards
APPROVALS	DATE	PROJECT REVISION	DOCUMENT REVISION	
ENG: .	.	2.0.0	1.0.0	
DSN: Deepak Reddy	27/10/2021			
CHK: .	.			
REFERENCE DOCUMENTS:				
BOM: LB-WIFI-BOM-R01				
ASSY DWG: LB-WIFI-ASSY-R01				
FAB DWG: LB-WIFI-FAB-R01				
PCB DWG: LB-WIFI-PCB-R01				
SCALE: 1:1	FILE NAME: MPUIOS.SchDoc	SHEET 3	OF 9	

THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR
HEREWITH IS THE PROPERTY OF LOGICBOARDS.ORG AND MAY
BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE
RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.



APPROVALS	DATE	PROJECT		
ENG. .	.	Logicboard_V2.PrjPcb		
DSN: Deepak Reddy	27/10/2022	PROJECT REVISION: 2.0.0		DOCUMENT REVISION: 1.0.0
CH/C: .	.	TITLE		
REFERENCE DOCUMENTS				
BOM: LB-WIFI-BOM-R01				
ASSY DWG: LB-WIFI-ASSY-R01				
FAB DWG: LB-WIFI-FAB-R01				
PCB DWG: LB-WIFI-PCB-R01				
SCALE: 1:1	FILE NAME	MPII Power SchDoc		SHEET 4 OF 9
A3	DWG NO.	LB-WIFI-DWG-R01		


THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR
HEREWITH IS THE PROPERTY OF LOGICBOARDS.ORG AND MAY
BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE
RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.



APPROVALS		DATE	PROJECT	
ENG:	.	.	Logicboard_V2.PnjPcb	
DSN:	Deepak Reddy	27/10/2021	PROJECT REVISION:	2.0.0
CHK:	.	.	DOCUMENT REVISION:	1.0.0
REFERENCE DOCUMENTS		TITLE		
BOM:	LB-WIFI-DWG-R01	512MB DDR3L Memory		
ASSY DWG:	LB-WIFI-ASSY-R01	SIZE	DWG NO.	LB-WIFI-DWG-R01
FAB DWG:	LB-WIFI-FAB-R01	A3		
PCB DWG:	LB-WIFI-PCB-R01	SCALE:	1:1	FILE NAME 512MB DDR3L Memory.SchDoc SHEET 5 OF 9

THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR
HEREWITH IS THE PROPERTY OF LOGICBOARDS.ORG AND MAY
BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE
RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.


REVISION	DESCRIPTION	DATE	APPROVED
1.0.0	Initial Draft	04/09/21	



APPROVALS		DATE	PROJECT	
ENG:	.	.	Logicboard_V2.PrjPcb	
DSN:	Deepak Reddy	27/10/2021	PROJECT REVISION:	2.0.0
CHK:	.	.	DOCUMENT REVISION:	1.0.0
REFERENCE DOCUMENTS		TITLE		
BOM:	LB-WIFI-BOM-R01	4GB eMMC FLASH		
ASSY DWG:	LB-WIFI-ASSY-R01	SIZE	DWG NO.	LB-WIFI-DWG-R01
FAB DWG:	LB-WIFI-FAB-R01	A3		
PCB DWG:	LB-WIFI-PCB-R01	SCALE: 1:1 FILE NAME: 4GB eMMC FLASH.SchDoc		
SHEET 6 OF 9				

THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR
HEREWITH IS THE PROPERTY OF LOGICBOARDS.ORG AND MAY
BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE
RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.

LB-WIFI-DWG-R01		1.0.0	REVISION	DESCRIPTION	DATE	APPROVED
1.0.0	Initial Draft				04/09/21	




APPROVALS		DATE	PROJECT	
ENG:	.	.	Logicboard_V2.PnjPcb	
DSN:	Deepak Reddy	27/10/2021	PROJECT REVISION:	2.0.0
CHK:	.	.	DOCUMENT REVISION:	1.0.0
REFERENCE DOCUMENTS		TITLE		
BOM:	LB-WIFI-BOM-R01	POWER MANAGEMENT IC		
ASSY DWG:	LB-WIFI-ASSY-R01	SIZE	DWG NO.	LB-WIFI-DWG-R01
FAB DWG:	LB-WIFI-FAB-R01	A3		
PCB DWG:	LB-WIFI-PCB-R01	SCALE:	1:1	FILE NAME Power Management IC.SchDoc SHEET 8 OF 9

LB-WIFI-DWG-R01
1.0.0





THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR
HEREWITH IS THE PROPERTY OF LOGICBOARDS.ORG AND MAY
BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE
RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.



APPROVALS		DATE	PROJECT	
ENG:	.	.	Logicboard_V2.PrjPcb	
DSN:	Deepak Reddy	27/10/2021	PROJECT REVISION: 2.0.0 DOCUMENT REVISION: *	
CHK:	NA	*	TITLE	
REFERENCE DOCUMENTS				
BOM:	LB-WIFI-BOM-R01			
ASSY DWG:	LB-WIFI-ASSY-R01			
FAB DWG:	LB-WIFI-FAB-R01			
PCB DWG:	LB-WIFI-PCB-R01			
SCALE:	1:1	FILE NAME	WIRELESS.SchDoc	SHEET 9 OF 9






A



BOOT[0..2]

NRST




A


B

C

D




APPROVALS		DATE	PROJECT	
ENG:	.	.	Logicboard_V2.PjPcb	
DSN:	Deepak Reddy	27/10/2021	PROJECT REVISION: 2.0.0 DOCUMENT REVISION: 1.0.0	
CHK:	.	.	TITLE	
REFERENCE DOCUMENTS				
BOM:	LB-WIFI-BOM-R01		SNAP CONNECTORS	
ASSY DWG:	LB-WIFI-ASSY-R01		SHEET	9 OF 9
FAB DWG:	LB-WIFI-FAB-R01		PCB DWG:	LB-WIFI-PCB-R01
PCB DWG:	LB-WIFI-PCB-R01		SCALE:	1:1 FILE NAME Board to Board Connectors.SchDdc



PCB SPECIFICATIONS :

- A. MATERIAL : FR-4 TG-170 TG-150 TG-140
- B. MATERIAL FAMILY : N/A
- C. SOLDERMASK COLOR : GREEN BLUE RED BLACK
- D. SILKSCREEN COLOR : WHITE YELLOW BLACK
- E. SURFACE FINISH : ENIG IMMERSION SILVER
 HASL HASL (PB-FREE)
- F. IMPEDANCE CONTROL : NO YES
- G. THROUGH VIA : PLUG THE VIAS WHICH ARE COVERED WITH SOLDERMASK ONE OR TWO SIDE.
PLUG MATERIAL : SOLDERMASK NON-CONDUCTIVE EPOXY.
- H. STACK-UP : SEE LAYER STACK-UP SEQUENCE FOR OVERALL THICKNESS.



Layer	Name	Material	Thickness	Constant	Board Layer Stack
	Top Overlay				
	Top Solder	SM-001	0.025mm	4	
1	Top Layer		0.035mm		
	Dielectric 1	PP	0.120mm	4.3	
2	Signal Layer 1	CF	0.035mm		
	Dielectric 2	Core	0.200mm	4.6	
3	Signal Layer 2	CF	0.035mm		
	Dielectric 3	PP	0.240mm	4.3	
4	Signal Layer 3	CF	0.035mm		
	Dielectric 4	Core	0.200mm	4.6	
5	Signal Layer 4	CF	0.035mm		
	Dielectric 5	PP	0.120mm	4.3	
6	Bottom Layer		0.035mm		
	Bottom Solder	SM-001	0.025mm	4	
	Bottom Overlay				

Total board thickness: 1.141mm

Last Modified: 01/13/2021 | 14:55
Project: Logicboard_V2.PjPcb
PCB: LB-WIFI-PCB-R01
Document Revision: 1.0.0
Fabrication File Revision: 1.0.1
Reference Documents:
Schematic: LB-WIFI-DWG-R01
Assy Drawing: LB-WIFI-ASSY-R01
Fabrication: LB-WIFI-FAB-R01