```
ex.c.c
 1
    int main(void)
      WDTCTL = WDTPW+WDTHOLD;
                                                  // Stop watchdog timer
                                                  // Port select XT1
      P7SEL \mid = 0 \times 03;
 7
 8
 9
 10
        UCSCTL7 &= ~(XT20FFG + XT1LF0FFG + DC0FFG):
 11
                                                  // Clear XT2,XT1,DC0 fault flags
 12
        SFRIFG1 &= ~OFIFG:
                                                  // Clear fault flags
 13
         delay cycles(100000);
                                                  // Delay for Osc to stabilize
14
      }while (SFRIFG180FIFG);
                                                  // Test oscillator fault flag
 15
      P10UT = 0 \times 000;
                                                  // P1.0/1 setup for LED output
16
      P1DIR |= BIT0+BIT1;
17
      P3SEL |= BIT4+BIT5;
                                                  // P3.4,5 UART option select
 18
 19
20
      UCA0CTL1 |= UCSWRST;
                                                  // **Put state machine in reset**
      UCA0CTL1 |= UCSSEL 1;
                                                  // CLK = ACLK
21
22
      UCA0BR0 = 0 \times 03;
                                                  // 32k/9600 - 3.41
23
      UCA0BR1 = 0 \times 00;
                                                  //
      UCA0MCTL = 0 \times 06;
                                                  // Modulation
24
                                                  // **Initialize USCI state machine**
 25
      UCA0CTL1 &= ~UCSWRST;
      UCA0IE |= UCTXIE + UCRXIE;
                                                  // Enable USCI_A0 TX/RX interrupt
 26
27
                                                  // Enter LPM3 w/ interrupts enabled
 28
       __bis_SR_register(LPM3_bits + GIE);
 29
      __no_operation();
                                                  // For debugger
 30 }
 31
 32
 33 #if defined(__TI_COMPILER_VERSION__) || defined(__IAR_SYSTEMS_ICC__)
 34 #pragma vector=USCI_A0_VECTOR
     interrupt void USCI A0 ISR(void)
 36 #elif defined(__GNUC__)
 37 void __attribute__ ((interrupt(USCI_A0_VECTOR))) USCI_A0_ISR (void)
 38 #else
 39 #error Compiler not supported!
    #endif
 41 {
 42
      unsigned char tx_char;
 43
 44
        switch(__even_in_range(UCA0IV,4))
 45
 46
        case 0: break:
                                                  // Vector 0 - no interrupt
 47
                                                  // Vector 2 - RXIFG
        case 2:
```

// RXBUF1 to TXBUF1

48

P10UT = UCA0RXBUF;

```
49
         break;
50
        case 4:
                                                // Vector 4 - TXIFG
51
          __delay_cycles(5000);
                                                // Add small gap between TX'ed bytes
52
         tx char = P1IN;
53
         tx_char = tx_char >> 4;
54
         UCA0TXBUF = tx char;
                                                // Transmit character
55
         break:
56
       default: break;
57
58
59
60
61
   int main(void)
63
64
65
     WDTCTL = WDTPW + WDTHOLD;
                                                // Stop WDT
66
     P3SEL = 0 \times 30;
                                                // P3.4,5 = USCI_A0 TXD/RXD
67
     UCA0CTL1 |= UCSWRST;
                                                // **Put state machine in reset**
68
     UCA0CTL1 |= UCSSEL 2;
                                                // SMCLK
                                                // 1MHz 9600 (see User's Guide)
69
     UCA0BR0 = 6;
70
     UCA0BR1 = 0;
                                                // 1MHz 9600
     UCA0MCTL = UCBRS_0 + UCBRF_13 + UCOS16;
                                               // Modln UCBRSx=0, UCBRFx=0,
71
72
                                                // over sampling
73
     UCA0CTL1 δ= ~UCSWRST;
                                                // **Initialize USCI state machine**
74
     UCA0IE |= UCRXIE;
                                                // Enable USCI A0 RX interrupt
75
76
     __bis_SR_register(LPM0_bits + GIE);
                                                // Enter LPMO, interrupts enabled
77
      __no_operation();
                                                // For debugger
78 }
79
80 // Echo back RXed character, confirm TX buffer is ready first
81 #if defined(__TI_COMPILER_VERSION__) || defined(__IAR_SYSTEMS_ICC__)
82 #pragma vector=USCI A0 VECTOR
    __interrupt void USCI_A0_ISR(void)
84 #elif defined( GNUC )
85 void attribute_ ((interrupt(USCI A0 VECTOR))) USCI_A0_ISR (void)
86 #else
   #error Compiler not supported!
88 #endif
89
90
     switch( even in range(UCA0IV,4))
91
92
     case 0:break;
                                                // Vector 0 - no interrupt
93
     case 2:
                                                // Vector 2 - RXIFG
94
       while (!(UCA0IFG&UCTXIFG));
                                                // USCI_A0 TX buffer ready?
                                                // TX \rightarrow RXed character
95
       UCA0TXBUF = UCA0RXBUF;
       break:
97
                                                // Vector 4 - TXIFG
      case 4:break:
     default: break;
```

```
100 }
101
102
103
104
    #include <msp430.h>
105
106
    unsigned char MST Data, SLV Data;
107
108
    int main(void)
109 {
110
      WDTCTL = WDTPW+WDTHOLD;
                                                  // Stop watchdog timer
111
112
      P10UT |= 0 \times 02;
                                                  // Set P1.0 for LED
                                                  // Set P1.1 for slave reset
113
114
      P1DIR |= 0×03:
                                                  // Set P1.0-2 to output direction
115
      P3SEL |= 0×31:
                                                  // P3.5,4,0 option select
116
117
      UCA0CTL1 |= UCSWRST;
                                                  // **Put state machine in reset**
118
      UCA0CTL0 |= UCMST+UCSYNC+UCCKPL+UCMSB;
                                                  // 3-pin, 8-bit SPI master
                                                  // Clock polarity high, MSB
119
120
      UCA0CTL1 |= UCSSEL_2;
                                                  // SMCLK
                                                  // /2
121
      UCA0BR0 = 0 \times 02:
122
      UCA0BR1 = 0;
                                                  //
                                                  // No modulation
      UCA0MCTL = 0;
123
124
      UCA0CTL1 &= ~UCSWRST;
                                                  // **Initialize USCI state machine**
      UCA0IE |= UCRXIE;
                                                  // Enable USCI A0 RX interrupt
125
126
      P10UT &= ~0×02;
                                                  // Now with SPI signals initialized,
127
128
      P10UT |= 0 \times 02;
                                                  // reset slave
129
                                                  // Wait for slave to initialize
130
       __delay_cycles(100);
131
132
      MST Data = 0 \times 01;
                                                  // Initialize data values
133
      SLV_Data = 0 \times 00;
134
135
      while (!(UCA0IFG&UCTXIFG));
                                                  // USCI A0 TX buffer ready?
136
      UCA0TXBUF = MST_Data;
                                                  // Transmit first character
137
138
      __bis_SR_register(LPM0_bits + GIE);
                                                  // CPU off, enable interrupts
139 }
140
141 #if defined( TI COMPILER VERSION ) || defined( IAR SYSTEMS ICC )
    #pragma vector=USCI A0 VECTOR
     __interrupt void USCI_A0_ISR(void)
144 #elif defined(__GNUC__)
145 void __attribute__ ((interrupt(USCI_A0_VECTOR))) USCI_A0_ISR (void)
147 #error Compiler not supported!
148 #endif
```

```
149 {
150
      switch( even in range(UCA0IV,4))
151
152
        case 0: break:
                                                  // Vector 0 - no interrupt
153
                                                  // Vector 2 - RXIFG
         case 2:
154
           while (!(UCA0IFG&UCTXIFG));
                                                  // USCI A0 TX buffer ready?
155
156
          if (UCA0RXBUF=SLV Data)
                                                  // Test for correct character RX'd
157
             P10UT |= 0×01:
                                                  // If correct, light LED
158
           else
159
            P10UT &= ~0×01;
                                                  // If incorrect, clear LED
160
                                                  // Increment data
161
          MST_Data++;
162
           SLV Data++;
163
          UCA0TXBUF = MST Data;
                                                  // Send next value
164
165
           __delay_cycles(40);
                                                  // Add time between transmissions to
166
                                                  // make sure slave can process
     information
167
          break:
168
         case 4: break:
                                                  // Vector 4 - TXIFG
169
        default: break;
170
171 }
172
173
    #include <msp430.h>
174
175
176 unsigned char RXData;
177
    unsigned char RXCompare;
178
179 int main(void)
180 {
181
      WDTCTL = WDTPW + WDTHOLD;
                                                  // Stop WDT
                                                  // P1.0 = 0
182
      P10UT &= ~0×01;
183
      P1DIR \mid = 0 \times 01;
                                                  // P1.0 output
      P3SEL |= 0×06:
                                                  // Assign I2C pins to USCI_B0
184
185
      UCB0CTL1 |= UCSWRST;
                                                  // Enable SW reset
186
      UCB0CTL0 = UCMST + UCMODE 3 + UCSYNC;
                                                  // I2C Master, synchronous mode
187
      UCB0CTL1 = UCSSEL 2 + UCSWRST;
                                                  // Use SMCLK
                                                  // fSCL = SMCLK/12 = \sim100kHz
188
      UCB0BR0 = 12;
189
      UCB0BR1 = 0;
      UCB0I2CSA = 0 \times 48;
                                                 // Slave Address is 048h
190
191
      UCB0CTL1 &= ~UCSWRST;
                                                  // Clear SW reset, resume operation
192
      UCB0IE |= UCRXIE;
                                                  // Enable RX interrupt
193
      RXCompare = 0 \times 0;
                                                  // Used to check incoming data
194
195
      while (1)
196
        while (UCB0CTL1 & UCTXSTP);
                                                  // Ensure stop condition got sent
197
```

```
198
        UCB0CTL1 |= UCTXSTT:
                                                // I2C start condition
                                                // Start condition sent?
199
        while(UCB0CTL1 & UCTXSTT);
200
        UCB0CTL1 |= UCTXSTP;
                                                // I2C stop condition
201
202
        __bis_SR_register(LPM0_bits + GIE);
                                                // Enter LPM0, enable interrupts
203
        __no_operation();
                                                // For debugger
204
205
        if (RXData ≠ RXCompare)
                                                // Trap CPU if wrong
206
207
          P10UT |= 0 \times 01;
                                                // P1.0 = 1
208
209
210
        RXCompare++;
                                                // Increment correct RX value
211
212 }
213
214 // USCI B0 Data ISR
215 #if defined(__TI_COMPILER_VERSION__) || defined(__IAR_SYSTEMS_ICC__)
216 #pragma vector = USCI_B0_VECTOR
     interrupt void USCI_B0_ISR(void)
218 #elif defined( GNUC )
219 void __attribute__ ((interrupt(USCI_B0_VECTOR))) USCI_B0_ISR (void)
220 #else
    #error Compiler not supported!
222 #endif
223 {
      switch( even in range(UCB0IV,12))
224
225
                                                // Vector 0: No interrupts
226
      case 0: break;
227
      case 2: break;
                                                // Vector 2: ALIFG
      case 4: break:
                                                // Vector 4: NACKIFG
228
229
      case 6: break;
                                                // Vector 6: STTIFG
                                                // Vector 8: STPIFG
230
      case 8: break:
231
      case 10:
                                                // Vector 10: RXIFG
232
        RXData = UCB0RXBUF:
                                                // Get RX data
        __bic_SR_register_on_exit(LPM0_bits); // Exit active CPU
233
234
        break;
235
      case 12: break;
                                                // Vector 12: TXIFG
      default: break;
236
237
238 }
239
240
241
242 #include "msp430.h"
    #define SMCLK 115200
                             0
244 #define SMCLK_9600
                            1
245 #define ACLK 9600
246
247 #define UART_MODE
                            SMCLK_115200//ACLK_9600//
```

```
248
249
   void initUART()
250 {
251
       // Configure USCI A0 for UART mode
                                             // Put eUSCI in reset
252
       UCA0CTLW0 = UCSWRST;
253
   #if UART MODE = SMCLK 115200
254
255
       UCA0CTLW0 |= UCSSEL SMCLK;
                                            // CLK = SMCLK
256
       // Baud Rate calculation
257
       // 16000000/(16*115200) = 8.6805
258
       // Fractional portion = 0.6805
259
       // Use Table 24-5 in Family User Guide
260
       UCA0BR0 = 8:
                                             // 16000000/16/9600
261
       UCA0BR1 = 0 \times 00;
262
       UCA0MCTL |= UCOS16 | UCBRF_11 | UCBRS_0;
263
264 #elif UART MODE = SMCLK 9600
265
266
       UCA0CTLW0 |= UCSSEL__SMCLK;
                                            // CLK = SMCLK
267
       // Baud Rate calculation
268
       // 16000000/(16*9600) = 104.1667
269
       // Fractional portion = 0.1667
270
       // Use Table 24-5 in Family User Guide
271
       UCA0BR0 = 104;
                                             // 16000000/16/9600
272
       UCA0BR1 = 0 \times 00;
273
       UCA0MCTL |= UCOS16 | UCBRF 3 | UCBRS 0;
274
275 #elif UART MODE = ACLK 9600
276
277
       UCA0CTLW0 |= UCSSEL__ACLK;
                                            // CLK = ACLK
278
       // Baud Rate calculation
279
       // 32768/(9600) = 3.4133
280
       // Fractional portion = 0.4133
281
       // Use Table 24-5 in Family User Guide
282
       UCA0BR0 = 3:
                                            // 32768/9600
283
       UCAOBR1 = 0 \times 00;
284
       UCA0MCTL |= UCBRS 3;
                            //0 \times 0300 is UCBRSx = 0 \times 03
285
286 #else
287
       # error "Please specify baud rate to 115200 or 9600"
288
289
290
       UCA0CTLW0 &= ~UCSWRST:
                                            // Initialize eUSCI
291
       UCA0IE |= UCRXIE;
                                            // Enable USCI A0 RX interrupt
292 }
293
294 //***********************
297
```

```
298 void initGPIO()
299 {
                                                     // P3.4,5 = USCI_A0 TXD/RXD
300
        P3SEL = BIT4 | BIT5;
301
        P7SEL |= BIT0 | BIT1;
                                                      // Select XT1
302 }
303
    void initClockTo16MHz()
304
305 {
306
        UCSCTL3 |= SELREF 2:
                                                   // Set DCO FLL reference = REFO
307
        UCSCTL4 |= SELA 0;
                                                   // Set ACLK = XT1CLK
308
        __bis_SR_register(SCG0);
                                                  // Disable the FLL control loop
309
        UCSCTL0 = 0 \times 0000;
                                                   // Set lowest possible DCOx, MODx
                                                   // Select DCO range 16MHz operation
310
        UCSCTL1 = DCORSEL_5;
311
        UCSCTL2 = FLLD 0 + 487;
                                                   // Set DCO Multiplier for 16MHz
                                                   // (N + 1) * FLLRef = Fdco
312
313
                                                   // (487 + 1) * 32768 = 16MHz
314
                                                   // Set FLL Div = fDCOCLK
315
        __bic_SR_register(SCG0);
                                                   // Enable the FLL control loop
316
317
        // Worst-case settling time for the DCO when the DCO range bits have been
        // changed is n x 32 x 32 x f MCLK / f FLL reference. See UCS chapter in 5xx
318
319
        // UG for optimization.
        // 32 x 32 x 16 MHz / 32.768 Hz = 500000 = MCLK cycles for DCO to settle
320
321
         delav cvcles(500000)://
        // Loop until XT1,XT2 & DCO fault flag is cleared
322
323
        do
324
        {
325
            UCSCTL7 &= ~(XT20FFG + XT1LF0FFG + DC0FFG); // Clear XT2,XT1,DC0 fault
    flags
326
            SFRIFG1 &= ~OFIFG;
                                                         // Clear fault flags
         }while (SFRIFG180FIFG);
327
                                                         // Test oscillator fault flag
328 }
329
330 bool increaseVCoreToLevel2()
331 {
332
        uint8_t level = 2;
333
        uint8 t actlevel:
334
        bool status = true;
335
336
        //Set Mask for Max. level
        level &= PMMCOREV 3:
337
338
339
        //Get actual VCore
        actlevel = PMMCTL0 & PMMCOREV 3;
340
341
342
        //step by step increase or decrease
343
        while((level ≠ actlevel) & (status = true))
344
345
            if(level > actlevel)
346
```

```
status = setVCoreUp(++actlevel);
348
        }
349
350
351
        return (status);
352 }
353
354
355
356 int main(void)
357
358
      WDTCTL = WDTPW | WDTHOLD;
                                                // Stop Watchdog
359
360
      initGPIO();
      increaseVCoreToLevel2();
361
362
      initClockTo16MHz();
363
      initUART():
364
365 #if UART_MODE = ACLK_9600
        bis SR register(LPM3 bits + GIE);
                                                  // Since ACLK is source, enter LPM3,
    interrupts enabled
367 #else
368
         bis SR register(LPM0 bits + GIE);
                                                  // Since SMCLK is source, enter LPM0,
    interrupts enabled
369
    #endif
                                                // For debugger
370
       __no_operation();
371 }
372
373 // UART rx int
374 | #if defined(__TI_COMPILER_VERSION__) || defined(__IAR_SYSTEMS_ICC__)
375 #pragma vector=USCI A0 VECTOR
    __interrupt void USCI_A0_ISR(void)
377 #elif defined( GNUC )
378 void attribute ((interrupt(USCI A0 VECTOR))) USCI A0 ISR (void)
379 #else
    #error Compiler not supported!
381
    #endif
382
383
      switch( even in range(UCA0IV,4))
      {
384
385
      case 0:break;
                                                // Vector 0 - no interrupt
                                                // Vector 2 - RXIFG
386
      case 2:
387
        while (!(UCA0IFG & UCTXIFG));
                                                  // USCI A0 TX buffer ready?
                                                // TX \rightarrow RXed character
388
        UCA0TXBUF = UCA0RXBUF;
389
        break:
      case 4:break:
                                                 // Vector 4 - TXIFG
391
      default: break;
392
393 }
```

394