
Both Enabled
Only MBR
Both Disabled
Only Gate
nDCG@1
0.7
0.6
0.5
0
2
4
6
8
10
Iteration