DUNE WIB registers

## A. Madorsky, UF

DRAFT, 2020-08-05

Access to all modules in WIB firmware is provided via standard ZYNQ AXI bus interface.

List of currently implemented and planned modules with AXI registers is shown below. Note that this list is incomplete, and will be expanded.

|  |  |  |
| --- | --- | --- |
| **Base address, hex** | **Module name** | **Description** |
| A0030000 | coldata\_fast\_cmd\_0 | COLDATA FAST command generator for all COLDATA chips |
| A0010000 | coldata\_i2c\_0 | COLDATA I2C interface for COLDATA 0 |
| Not implemented | coldata\_i2c\_1 | COLDATA I2C interface for COLDATA 1 |
| Not implemented | coldata\_i2c\_2 | COLDATA I2C interface for COLDATA 2 |
| Not implemented | coldata\_i2c\_3 | COLDATA I2C interface for COLDATA 3 |
| Not implemented | coldata\_i2c\_4 | COLDATA I2C interface for COLDATA 4 |
| Not implemented | coldata\_i2c\_5 | COLDATA I2C interface for COLDATA 5 |
| Not implemented | coldata\_i2c\_6 | COLDATA I2C interface for COLDATA 6 |
| Not implemented | coldata\_i2c\_7 | COLDATA I2C interface for COLDATA 7 |

All registers are 32 bits wide.

Sections below contain details of the registers of each module.

# COLDATA I2C interface

Register list:

|  |  |  |
| --- | --- | --- |
| **Address, hex**  **Relative to base** | **Register name** | **Description** |
| 0 | start\_transfer | Writing 1 into this register starts I2C transfer programmed into addr\_data register. Write 0 immediately after writing 1. |
| 4 | addr\_data | Combined address and data register. See format description below. |

Format of addr\_data register is shown below:

|  |  |
| --- | --- |
| **Bits** | **Function** |
| 31:27 | Unused |
| 26:23 | Chip address |
| 22:20 | Register page address |
| 19 | Read = 1, write = 0 |
| 18 | Placeholder for Acknowledge bit (ACK) |
| 17:10 | Register address |
| 9 | Placeholder for Acknowledge bit (ACK) |
| 8:1 | Write operation: data to write to register, Read operation: data read from register |
| 0 | Placeholder for Acknowledge bit (ACK) |

### How to use I2C interface:

Write operation:

1. Write the parameters into addr\_data register as needed. Leave ACK bit placeholders = 0
2. Set start\_transfer register to 1, then immediately set it to 0
3. Wait for 27 uS or longer before attempting the next transfer

Read operation:

1. Write the parameters into addr\_data register as needed. Leave ACK bit placeholders = 0
2. Set start\_transfer register to 1, then immediately set it to 0
3. Wait for 27 uS or longer
4. Read addr\_data register back. Bits 8:1 in that register contain data that were read from the register. Bits 0, 9, and 18 should contain values of 1 in each. These are recorded states of ACK bits, received after transfer of each of 3 bytes.

### COLDATA v1 I2C bugs:

**Bug #1** leads to missing ACK bits after first byte in certain conditions. That ACK bit is recorded in bit 18. It should be ignored.

**Bug #2** leads to incorrect latching of the chip ID inside COLDATA. Workaround: When trying to read/write any register in COLDATA or any of the COLDADC chips, first issue **two** read commands to that chip, any register. Then proceed to read/write registers that you actually intended to access. Issuing two read commands only necessary when switching from one chip to another.

# COLDATA FAST command generator

Register list:

|  |  |  |
| --- | --- | --- |
| **Address, hex**  **Relative to base** | **Register name** | **Description** |
| 0 | fast\_cmd\_code | Writing a command code into this register immediately generates the corresponding FAST command. See the list of valid command codes below. Command codes **cannot** be combined using OR operation; only one command at a time can be issued. Invalid command codes are ignored. |
| 4 | edge\_to\_act\_delay | Delay between EDGE and ACT command for correct COLDADC reset procedure. Write a value of 19 into this register. |

FAST command codes:

|  |  |  |
| --- | --- | --- |
| **Command code, bin** | **Command name** | **Description** |
| 000001 | RESET | COLDATA chip reset |
| 000010 | ACT | Performs command stored in ACT command register |
| 000100 | SYNC | Zero time stamp |
| 001000 | EDGE | Move edge of 2 MHz clock to next rising edge of 64 MHz clock |
| 010000 | IDLE | No description for this command in COLDATA datasheet, need to check with COLDATA team |
| 100000 | EDGE\_ACT | COLDADC rev 1 requires the following reset procedure:  First EDGE command, then after a delay, ACT command programmed as COLDADC reset. COLDADC reset must end (rise) between 62.5 and 125 ns after 2M clock rising edge. This command code makes FAST command unit to issue EDGE and ACT commands with precise timing needed for correct reset procedure. Note that before using this command, ACT command must be programmed with FASTACT\_COLDADC\_RESET\_COMMAND code. |

### How to use FAST command generator:

1. If you’re intending to use ACT command, first program the desired ACT command into COLDATA “ACTCOMMANDREG” register via I2C.
2. If you’re intending to use EDGE\_ACT command, first program COLDATA “ACTCOMMANDREG” register with FASTACT\_COLDADC\_RESET\_COMMAND code (via I2C), and WIB edge\_to\_act\_delay register with the value of 19.
3. Write command code into fast\_cmd\_code. The command will be immediately executed.

# Revision table

|  |  |
| --- | --- |
| **Date** | **Changes** |
| 2020-07-23 | First draft. Will add more modules and registers as the design is progressing. |
| 2020-08-05 | Reworked table of implemented modules. Only one FAST command module is needed, since FAST command output is fanned out to all FEMBs in hardware |