Permalink
Switch branches/tags
Nothing to show
Find file Copy path
Fetching contributors…
Cannot retrieve contributors at this time
25 lines (16 sloc) 1.28 KB

A 6502 compatible CPU (should be cycle accurate) and C64 Kernal/BASIC ROM.

There are 3 versions of this circuit. One written in Javascript for DLS v0.6.x, and 2 written in Lua 5.1 for DLS v0.7 and up. Choose the correct one based on your current DLS version.

0.6.x version

Configured to run at 3.78kHz (clock multiplier = 63). You can enable instruction tracing by editing the 6502 component and changing the ENABLE_LOGGING variable to true.

Boot time is approximately 30 sec from reset to the READY prompt. No keyboard support at the moment as this requires additions to the simulator.

0.7 version

Configured to run at 15.3kHz (clock multiplier = 255). Haven't implemented instruction tracing in this one.

Boot time is approximately 8 sec from reset to the READY prompt. Includes a testbench which compares the execution speed of the initialization code for different clock multipliers.

0.9 version

This the same circuit as the 0.7 version, but it uses build-in ROM components for the kernel and BASIC ROMs as well as 8-bit tristate buffers for the data bus.

Schematic

6502

Schematic (v0.6.1) Schematic (v0.7.0) 6502

Schematic (v0.9.0) 6502