Skip to content

jdryg/tis100cpu

BranchesTags

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

53 Commits
Assembler
Assembler
 
 
images
images
 
 
InstructionDecoderTruthTable.xls
InstructionDecoderTruthTable.xls
 
 
LICENSE
LICENSE
 
 
README.md
README.md
 
 
alu.vhd
alu.vhd
 
 
alu_tb.vhd
alu_tb.vhd
 
 
ben.vhd
ben.vhd
 
 
ben_tb.vhd
ben_tb.vhd
 
 
cpu_1x3.vhd
cpu_1x3.vhd
 
 
cpu_1x3_tb.vhd
cpu_1x3_tb.vhd
 
 
instruction_decoder.vhd
instruction_decoder.vhd
 
 
instruction_decoder_tb.vhd
instruction_decoder_tb.vhd
 
 
instruction_memory.vhd
instruction_memory.vhd
 
 
instruction_memory_tb.vhd
instruction_memory_tb.vhd
 
 
mux2.vhd
mux2.vhd
 
 
mux2_tb.vhd
mux2_tb.vhd
 
 
next_pc.vhd
next_pc.vhd
 
 
next_pc_tb.vhd
next_pc_tb.vhd
 
 
node_port.vhd
node_port.vhd
 
 
node_port_readdec.vhd
node_port_readdec.vhd
 
 
node_port_readmux.vhd
node_port_readmux.vhd
 
 
node_port_tb.vhd
node_port_tb.vhd
 
 
node_port_writedec.vhd
node_port_writedec.vhd
 
 
node_port_writermux.vhd
node_port_writermux.vhd
 
 
reg.vhd
reg.vhd
 
 
reg_tb.vhd
reg_tb.vhd
 
 
register_file.vhd
register_file.vhd
 
 
register_file_tb.vhd
register_file_tb.vhd
 
 

Repository files navigation

TIS-100 CPU in VHDL

Work in progress.

Check the Wiki for details (mostly thoughts of a possible implementation atm).

I use Xilinx ISE Webpack for development and testing. I try to keep testbench files up to date, but don't count on it. Hopefully the end result will be synthesizable on a small/cheap FPGA. Currently, I don't have an FPGA, so don't count on that either :)

About

TIS-100 CPU in VHDL

Resources

Readme

License

MIT license
Activity

Stars

12 stars

Watchers

2 watching

Forks

1 fork
Report repository

Releases 1

Working BEN testbench without port instructions Latest
Jul 10, 2015

Packages

No packages published

Languages