## A2B\_learnings

## Summary + Dataframe

An A2B (Automotive Audio Bus) data frame consists of multiple fields, including synchronization, address, control, and data. The A2B protocol is a time-division multiplexed (TDM) protocol, which means that the data frame is divided into multiple time slots, each carrying data for a specific audio channel or control information.

An A2B data frame typically has the following structure:

- Sync: A synchronization field that includes the Sync signal (or clock) to synchronize the
- Address: The address field identifies the specific slave device the data is intended for
- Control: The control field contains information used to manage the A2B bus, such as frame
- Data: The data field contains the actual audio data transmitted between the devices. In a Here's an example of an A2B data frame with TDM8 configuration, 16-bit word

length, and 32-bit frame length:

- Word Length: Word length refers to the number of bits used to represent an audio sample.
- Frame Length: Frame length, also known as the frame size, refers to the number of bits in

	Sync		Ch1		Ch2		Ch3	I	Ch4		Ch5		Ch6	l	Ch7		Ch8	
		۱-		۱-		-		۱-		۱-		۱-		-		-		
ı	l 1	ı	16bit	Ĺ	16bit	1	16bit	ı	16bit	ı	16bit	ı	16bit	Ĺ	16bit	ı	16bit	ı

- Sync: represents the synchronization pulse:
  - The Sync signal will be a separate signal outside the data stream, and it is used to synchronize the data transmission.
- Ch1 Ch8: represent the 16-bit audio data samples for each of the 8 channels.
  - Each data frame has 8 channels (TDM8),
  - Word length for each channel is 16 bits.
  - Each frame has a total length of 32 bits, so there will be padding in each channel slot to fill the remaining 16 bits.
    - \* The padding can be either zeros or ones, depending on the specific implementation.

## Sigma Studio Configuration:

A2B Main Node:

• Sync Mode: 50% Duty Cycle

- Pulse Sync Mode: In this mode, the Frame Sync (FS) signal is a short pulse that occurs once per audio frame. The pulse indicates the start of a new frame, and the audio data for each channel is transmitted sequentially following the pulse. This mode is used in I2S interfaces.
- 50% Duty Cycle Sync Mode: In this mode, the Frame Sync (FS) signal has a 50% duty cycle, meaning that it remains high for half of the frame duration and low for the other half. The rising or falling edge of the FS signal indicates the start of a new frame. This mode is used in TDM interfaces.
- Sync Polarity: Rising Edge
- DRXn Sampling BCLK: Rising EdgeDTXn Change BCLK: Falling Edge
- TDM Channel Size: 16-bit
- TDM Mode: TDM8
- Sync: Enabled
- Early Sync: Disabled (Depends on the TDF8534 or other amplifier)
  - When "Early Sync" is enabled, the frame sync signal's rising or falling edge (depending on the sync polarity setting) will be aligned with the first bit clock edge of the TDM frame. This means that the frame sync signal and the bit clock will change simultaneously at the start of the frame.
  - When "Early Sync" is disabled, the frame sync signal's edge will occur
    one bit clock cycle before the first bit clock edge of the TDM frame.
    This setting provides a one-bit clock delay between the frame sync
    signal and the start of the frame's data.
- Rx Interleave: EnabledTx Interleave: Enabled

## A2B Sub Node:

- Sync Mode: 50% Duty CycleSync Polarity: Rising Edge
- DRXn Sampling BCLK: Rising EdgeDTXn Change BCLK: Falling Edge
- TDM Channel Size: 16-bit
- TDM Mode: TDM8
- Sync: Enabled
- Early Sync: Disabled (Depends)
- Rx Interleave: EnabledTx Interleave: Enabled