
## **CS202** Computer Organization

## Spring 2020

## **Midterm Examination**

Date: A	pril 28, 2020			Time: 16:00 - 18:00							
Student	ID:			Name:	<u> </u>						
1. (30 ;	points) Simple	Choice. Pleas	se select one b	est answer from	A B C and D.						
10000000000000000000000000000000000000	and the state of t			uce the program							
		The property of the second	E-Market Committee Committ		optimize the compiler						
	A. only i and		Maria Santa	C. only ii and iii	D. i, ii and iii						
2)	c rate is 1.2GHz and 1.5GHz and M2 is 1 and 2 respectively, and M2 is										
	A. 0.4	B. 0.625	C. 1.6	D. 2.5							
3)	2's complem	ent. r1=0xFE	, r2=0xF2, r3=		n an 8-bit register in format of If the result is also in an 8-bit						
	A. r1 x r2	B. r2 x r3	C. r1 x r4	D. r2 x r4							
4) x and y are two float numbers stored in 32-bit registers f1 and f2 respectively, B0C00111, (f2)=0xCC900110, then x and y follows											
	A. x <y, sign<="" td=""><td>(x) = sign(y)</td><td>B. x<y< td=""><td>y, sign(x)≠sign(y</td><td></td></y<></td></y,>	(x) = sign(y)	B. x <y< td=""><td>y, sign(x)≠sign(y</td><td></td></y<>	y, sign(x)≠sign(y							
	C. x>y, sign(	x)=sign(y)	D. x>	y, sign(x) ≠sign(	y)						
5)	EXE, each s	tage cost Δt 24 instruction	execution tin	ne. If the CPU	be divided into three stages: IF ID employ 4-multiple issue pipeline. I without any stalls, then the total						
	A. 3Δt	B. 5Δt	C. 7Δt I	D. 8Δt							
6)	100 instructi	ons are conse	ecutively exe		e, each stage cost one clock cycle eline without any stalls, calculate instructions.						
	A. 0.25*10 <sup>9</sup> i	nstructions/se	econd	B. 0.97*109	instructions/second						
	C. 1.0*10 <sup>9</sup> ins	structions/sec	ond	D. 1.03*109	instructions/second						
7)	What can be	stored in the	register modu	ule of CPU?							
	A. Only data	a and address	can be stored	d in it.							

- B. Only data can be stored in it, address can not be stored in it.
- C. Neither data nor address can be stored in it.
- D. Data, address and instructions can all be stored in it.



- 8) Which of the following statement is not correct?
  - A. RegWrite is 1 in lw
- B. ALUSrc is 1 in addi
- C. MemtoReg is 1 in add
- D. MemWrite is 1 in sw
- 9) Sign extension is not needed in \_\_\_\_\_ instruction.
  - D. sl
- B. addi
- C. bne
- D. lw
- 10) To exploit instruction-level parallelism, which of the following approaches are not hardware-based approach?

A. superscalar B. very long instruction word C. dynamic multiple issue D. reorder buffer

2. (10 points). You are designing an embedded processor. Based on an analysis of the software that it will run, you find the following mix of instructions, which have the specified execution time in your current design:


Instructions	Percentage	Time	
load	12%	4 cycles	
store	10%	8 cycles	
branch	18%	3 cycles	
add	60%	1 cycle	

1) (2 points) What is the CPI of your processor on this mix of instructions?

- 2) (2 points) If the clock rate of your processor is 40MHz, and the total number of instructions of the software is 5000. Calculate the execution time for the software to run in your processor.
- 3) (2 points) Based on your design analysis, you figure out that you can halve the cycle latency of any single category of instruction, although you will need to increase the cycle time by 10%. Should you make this change, and if so, what category of instruction should you speed up?
- 4) (2 points) What is the CPI of your new design?
- 5) (2 points) What is the speedup of your revised design over the original one?
- (8 points) At the end of executing the following MIPS instruction sequence, specify the contents of the following registers

```
addi $s0, $zero, 6
addi $v0, $zero, -3
add $s1, $s0, $v0
beq $s1, $v0, Skip
srl $s2, $s1, 1
Skip:
or $v0, $v0, $s2
Answer:
Register $s0 =
Register $v0 =
Register $s1 =
Register $s2 =
```

4. (a) (8 points) Calculate the product of 6 × 5 using the hardware described below, with the multiplicand equals to 6. Both multiplicand and multiplier are unsigned 4-bit integers. Please show the contents of each register on each step and the final result.




## Answer:

Iteration	Multiplicand	Product	
0			
1			

(b) (9 points) Consider a 16-bit floating-point number format as follows, the left most bit is still the sign bit, the exponent is 5 bits wide and has a bias of 16 (the real exponent equals to the number stored in exponent part minus 16), and the fraction part is 10 bits long. A hidden 1 in the fraction part is assumed. Write down the bit pattern to represent -0.84375 in decimal. Calculate the range and relative precision of this 16-bit floating point format, assuming the all-one bit stream and all-zero bit stream in the exponent domain are reserved.

(c) (7 points) In the following adder for floating points, assume the left floating-point number is 2.625, the right floating-point number is -0.125. 1) write down the control input for mux1, mux2 and mux3. Please show the calculation procedure explaining how you get the results. 2) In the normalize stage, should the operation in the module "Increment or decrement" be increment or decrement? Should the operation in the module "shift left or right" be left or right? Why?



5. For the C code: "for (int i=0; i<N; i++) result = result + data[i]", assume that the values of result, i, and N are in registers \$s0, \$s1 and \$s6 respectively. Also, assume that register \$s3 holds the base address of the array data. The code is stored in the instruction memory started from address 0x08048100. The compiled MIPS code is as follows:

Instruction	Address	MIPS code	Addressing mode
1	0x08048100	loop: sll \$s4, \$s1, 2	
2	0x08048104	add \$s4, \$s4, \$s3	
3	0x08048108	lw \$s5, 0(s4)	
4	0x0804810C	add \$s0, \$s0, \$s5	
5	0x08048110	addi \$s1, \$s1, 1	
6	0x08048114	bne \$s1, s6, loop	

Answer the following questions, show the steps if necessary.

- 1) (6 points) Please give the addressing mode for each instruction.
- 2) (6 points) Please give the 32-bit machine code for instruction 5 "addi \$\$1, \$\$1,1" and instruction 6 "bne \$\$1, \$6, loop".
- 3) (2 points) How many bits does each element of the array data[i] occupies in the memory?

- 4) (6 points) Assume that the CPU works in a 5-stage pipeline IF-ID-EXE-MEM-WB without forwarding, which instructions will be stalled because of data hazards? Which instructions will be stalled because of control hazards?
- 5) (6 points) If forwarding is implemented in the hardware, the stalls before which instructions can be eliminated? The stalls before which instructions can be reduced? Can you use instruction reordering to further reduce the stalls? How?
- 6) (2 points) To reduce the stalls caused by control hazards, what method can be used?

Appendix:

MIPS	Re	fere	ence D	ata		-	7	****			FOR-		OPER :	FION		/ FUNC
		VVV-		C. C					E, MNEMO On FP True		MAT		OPERAT OPC=PC+4		ldr (4)	(Hex 11/8/
CORE INSTRUCTI	ON SE	T FOR-					OPCODE / FUNCT		On FP False				d)PC=PC+4			11/8/
NAME, MNEMO	NIC	MAT	OPER	ATION (in	Verilog)		(Hex)	Divide		div	R	Lo=R[rs]	R[rt]; Hi=F	R[rs]%R[rt]		0//
Add	add		R[rd] = R[rs]			(1)	0 / 20 <sub>bex</sub>		Insigned	divu	R		R[rt]; Hi=R	R[rs]%R[rt]	(6)	0//
Add Immediate	addi	1	R[rt] = R[rs]		mm	(1,2)	8 <sub>hex</sub>	FP Add S	Single				[fs] + F[ft]	161 P16+1	11. +	11/10/
Add Imm. Unsigned		I	R[rt] = R[rs]			(2)	9 <sub>hex</sub>	Double Double		add.d	FR	{F[Id],F[	$\{d+1\}$ = $\{F$	[fs],F[fs+1 F[ft],F[ft+1		11/11/
Add Unsigned	addu		R[rd] = R[rs]				0 / 21 <sub>hex</sub>		pare Single	cx.s*	FR	FPcond =	(F[fs] op F			11/10/
And	and	R	R[rd] = R[rs]				0 / 24 <sub>hex</sub>	FP Comp	pare	cx.d*	FR	FPcond =	({F[fs],F[f			11/11/
And Immediate	andi		R[rt] = R[rs]		Imm	(3)	c <sub>hex</sub>	Double * (*	is eq. lt, c	r 10) (	on ie	= < or <		ft+1]})?1	: 0	
	andi		if(R[rs]==R[			(3)						F[fd] = F		, 50, 01 50)		11/10
Branch On Equal	beq	I	PC=PC+4+		r	(4)	$4_{\text{hex}}$	FP Divid	ie	div.d	FR	{F[fd],F[	$\{d+1\} = \{F$			11/11/
Daniel On Nat Fare	1		if(R[rs]!=R[r			0.70.70	5.	Double				rren r		F[ft],F[ft+1	]}	
Branch On Not Equa	ione	I	PC=PC+4+		r	(4)	5 <sub>hex</sub>	FP Multi	iply Single				[fs] * F[ft] fd+1]} = {F	Tel Fre-1	1). *	11/10/
lump	1	J	PC=JumpAd	dr		(5)	2 <sub>hex</sub>	Double	ipty	mul.d	FR	(r[id],r[	() ()	[18],F[18+1 F[ft],F[ft+1	1)	11/11/
ump And Link	jal	J	R[31]=PC+8	;PC=Jump/	Addr	(5)	3 <sub>hex</sub>	FP Subtr	ract Single	sub.s	FR		s] - F[ft]			11/10
ump Register	jr	R	PC=R[rs]				$0/08_{hex}$	FP Subtr	ract	sub.d	FR	{F[fd],F[	$fd+1]$ = {F			11/11/
Load Byte Unsigned	Thu	1	R[rt]={24'b0				24 <sub>bex</sub>	Double Load FP	Sinala	lwc1		Efet)=MI	l} R[rs]+Signl	F[ft],F[ft+1		31//
	200			ExtImm](7	(0)}	(2)		Load FP		-			R[rs]+SignI		(2)	
Load Halfword Unsigned	lhu	1	R[rt]={16'b0	),M[R[rs] nExtImm](	5:003	(2)	25 <sub>hex</sub>	Double		ldc1	1		M[R[rs]+Sig			33//
Load Linked	11	1	R[rt] = M[R]			(2,7)		Move Fr		mfhi	R	R[rd] = H				0 //-
Load Upper Imm.	lui	I	$R[rt] = \{imn$			(4,7)	f <sub>hex</sub>	Move Fr		mflo	R	R[rd] = L				0 //-
		I			tImm1	(2)	23 <sub>hex</sub>	Move Fr Multiply	rom Control	mfc0 mult	R R	R[rd] = C {Hi.Lo}:	R[rs] = R[rs] * R	[rt]		0//-
Load Word	lw		R[rt] = M[R]		caninj		0 / 27 <sub>hex</sub>		Unsigned			{Hi,Lo}	=R[rs] * R	[rt]	(6)	0//-
Nor	nor	R	$R[rd] = \sim (R$				0/2/hex	Shift Rig	ght Arith.	sra	R		[rt] >> shar		1.000	0/
Or	or	R	R[rd] = R[rs]			200	0 / 25 <sub>hex</sub>	Store FP		swcl	I		SignExtIm		37.5	39//
Or Immediate	ori	I	R[rt] = R[rs]			(3)	d <sub>hex</sub>	Store FF Double	,	sdc1	I		SignExtIm SignExtIm		(2) ++11	3d//
Set Less Than	slt	R	R[rd] = (R[rs]				0 / 2a <sub>hex</sub>									
Set Less Than Imm.	slti	I	R[rt] = (R[rs			0(2)	a <sub>hex</sub>		NG-POINT			-				
Set Less Than Imm. Unsigned	sltiu			?1:0		(2,6)	b <sub>hex</sub>	FR	opcode 31	26 25	mt :	ft 11 20	16 15	11 10	d 6.5	fun
Set Less Than Unsig	.sltu	R	R[rd] = (R[re]		1:0	(6)	0 / 2b <sub>bex</sub>	FI	opcode	1	mt	ft		imn	nediate	
Shift Left Logical	sll	R	R[rd] = R[rt]	<< shamt			$0 / 00_{\text{hex}}$		31	26 25	1	1 20	16 15			
Shift Right Logical	srl	R	R[rd] = R[rt]	>>> sham	t		$0/02_{hex}$	PSEUD	OINSTRU		SET					
Store Byte	sb	I	M[R[rs]+Sig	nExtImm]( R[rt](		(2)	$28_{ m hex}$		NA! nch Less Th	ian		MNEM	if(R[	rs] <r[rt]) i<="" td=""><td></td><td>ibel</td></r[rt])>		ibel
Store Conditional	sc	I		] = (atomic	)?1:0	(2,7)		Bran	nch Greater nch Less Th nch Greater	an or E		bg: ble al bg:	if(R[	rs]>R[rt]) I rs]<=R[rt]) rs]>=R[rt])	PC = I	Label
Store Halfword	sh	I	M[R[rs]+Sig	R[r	t](15:0)	(2)	29 <sub>hex</sub>		d Immediat		-4"	li mov	R[rd]	] = immedi ] = R[rs]		
Store Word	SW	I	M[R[rs]+Sig		= K[rt]	(2)		REGIST	TER NAME	E, NUM	BER	USE, CA	ALL CONV	ENTION		
Subtract	sub		R[rd] = R[rs]			(1)	0 / 22 <sub>hex</sub>		NAME NU	- 148. Albania - Vines			SE	PRESE		
Subtract Unsigned	subu		R[rd] = R[rs				0 / 23 <sub>hex</sub>								A CAI	
			se overflow e mm = { 16{ii		513. imme	diate	3		\$zero	0		Constant			N.A	
			$mm = \{ 16\{1\}$			- Line	,		Sat	1		embler Te	mporary action Resu	lte	No	
	(4) Br	BranchAddr = { 14{immediate[15]}, immediate[15]}, immediate[15							v0-\$v1	2-3	and	Expressio	n Evaluatio		No	
	(6) Operands considered unsigned numbers (vs (7) Atomic test&set pair; R[rt] = 1 if pair atomic					s. 2's comp.)			a0-\$a3 st0-\$t7	4-7 8-15		uments nporaries			No	
				R[rt] = 1  if	pair atomic	c, 0 if	not atomic	1.7		16-23		ed Tempo	raries		Yes	
BASIC INSTRUCT	ION FO	ORMA	TS							24-25		nporaries			No	
R opcode		rs	rt	rd	shamt	_	funct	100		26-27			OS Kernel		No	
-	26 25	95-5		15 1	1 10	6.5	0		\$gp	28		bal Pointe	r		Yes	
I opcode		rs	rt	14	immedi	ate			\$sp	29		ck Pointer			Yes	
31	26 25	21	20 16	17.12			0		\$fp	30	Frame Pointer				Yes	
J opcode				address					Sra	31	Ret	urn Addre	SS		Yes	