CSCE 611 Quartus and DE2 Board Tutorials

Instructor: Jason D. Bakos



Setup Your Environment

- Do this once:
 - Open ~/.bashrc
 - Add a line:

source /usr/local/3rdparty/cad_setup_files/altera.bash

- Log out, log back in
- Launch Quartus:

quartus&




Quartus

Disable splash screen (once) **Getting Started With Quartus® II Software Start Learning** Start Designing Designing with Quartus II software The audio/video interactive tutorial teaches requires a project you the basic features of Quartus II software Create a New Project **Open Interactive Tutorial** (New Project Wizard) Open Existing Project **Open Recent Project:** C:/Users/Jason D. Bakos/Desktop/proj/ALU.qpf Web vs. Subscription **Buy Subscription** Literature Online Demos Support Training Edition ☐ Dor t show this screen again



Quartus





Editor Settings

- Editor settings
 - Go to Tools | Options | Text Editor | Autocomplete Text
 - Turn off!

Quartus

- Create a new project:
 - File | New | New Quartus II Project
 - On first screen, turn on "Don't show me this introduction again" and click Next
 - Working directory:
 - /acct/<your username>/quartus_work
 - Project name:
 - "my_611_project" (or anything else)
 - Click FINISH

Interfacing to Board Components


- Set up FPGA:
 - Go to Assignments | Device
 - For device, choose
 - Family: Cyclone IV E (DE2-115) / Cyclone II (DE2)
 - Package: FBGA
 - **Pin count:** 780/672
 - **Speed grade:** 7/6
 - **Device:** EP4CE115F29C7 (DE2-115) / EP2C35F672C6 (DE2)



Pin Mappings

- It's easy to connect signals in your top-level design to devices on the FPGA board
- Pin mapping file:
 /usr/local/3rdparty/csce611/CPU_support_files/DE2_115_pin_assignments.qsf (DE2-115)
 /usr/local/3rdparty/csce611/CPU_support_files/DE2_pin_assignments.csv (DE2)
- To use, select Assignments | Import Assignments
- Select file and click OK
- To verify: Assignments | Pin Planner
- Shows top-level I/Os and names of FPGA interface pins
- To connect to pins, use these names as I/O in top-level design

Pin Planner





Constraints File

• File | New | Synopsys Design Constraints File

```
create_clock -name CLOCK_50 -period 20 [get_ports CLOCK_50]
```

Save as SDC1.sdc

DE2 Test Design: Binary Counter

```
module test de2 (input CLOCK 50, output reg [17:0] LEDR);
reg [23:0] clk div;
initial begin
  LEDR <= 18'b0;
  clk div <= 24'b0;
end
always @ (posedge CLOCK 50) begin
 // divide 50 MHz clock by 2^24 (16 million)
  clk div <= clk div+24'b1;</pre>
end
always @(posedge clk div[23]) begin
  LEDR <= LEDR + 18'b1;
end
endmodule
```




DE2 Test Design: Shifter

```
module test de2 (input CLOCK 50, output reg [17:0] LEDR);
reg [23:0] clk div;
reg left;
initial begin
  LEDR <= 18'b1;
  clk div <= 24'b0;
  left <= 1'b1;</pre>
end
always @ (posedge CLOCK 50) begin
 // divide 50 MHz clock by 2^24 (16 million)
  clk div <= clk div+24'b1;
end
always @(posedge clk div[23]) begin
  if (left) LEDR <= LEDR << 1; else LEDR <= LEDR >> 1;
  if ((left && LEDR[16]) || (!left && LEDR[1])) left <= !left;
end
endmodule
```



Pulse Width Modulation

- Way to implement an analog value with a digital pin
- Regular periodic signal whose duty cycle determines average voltage over time



 Easy to implement: use a counter to divide the clock, set output high when counter < desired width



DE Test Design: PWM Modulator

```
module pwm (input CLOCK 50, output reg [17:0] LEDR);
reg [25:0] clk div;
reg [10:0] pwm width;
reg [10:0] pwm cnt;
reg increase;
wire pwm out;
always @(posedge CLOCK 50) begin
  pwm cnt = pwm cnt+8'b1;
end
assign pwm out = (pwm cnt <= pwm width) ? 1'b1 : 1'b0;
initial begin
  LEDR \leq 0;
  clk div \ll 0;
end
always @(*) LEDR = {18{pwm out}};
always @(posedge CLOCK 50) begin
  clk div <= clk div+26'b1;</pre>
end
always @(posedge clk div[13]) begin
  if (increase) pwm width = pwm width+1'b1; else pwm width = pwm width-1'b1;
  if (pwm width==11'd2047) increase=1'b0;
  if (pwm width==11'd0) increase=1'b1;
end
endmodule
```

