CSCE 611 Testbenches, Simulation, and JTAG and the MIPS ALU

Instructor: Jason D. Bakos




Tutorial Outline

- Tutorial 1: Simple adder
 - Design register and full adder using Verilog
 - Connect full adders to create 9-bit adder using Quartus schematic tool
 - Create test bench to verify functionality
 - Synthesize and implement on DE2 board
 - Convert to carry lookahead adder to improve clock speed
 - Convert to native adder to compare clock speed
- Tutorial 2: MIPS ALU
 - Design ALU that we'll use in the CPU designer later
 - Implement all MIPS arithmetic, logic, shift, and comparison instructions



Review: 1-Bit Adders


Half Adder



Α	В	C _{out}	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

$$\begin{array}{ll} \mathsf{S} &= \mathsf{A} \oplus \mathsf{B} \\ \mathsf{C}_{\mathsf{out}} &= \mathsf{A} \mathsf{B} \end{array}$$

Full Adder




C_{in}	Α	В	C _{out}	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

$$S = A \oplus B \oplus C_{in}$$

$$C_{out} = AB + AC_{in} + BC_{in}$$

Review: Ripple-Carry Adder

- Chain 1-bit adders together
- Carry ripples through entire chain
- Disadvantage: slow



Full Adder

File | New | Verilog HDL File

```
module full_adder (input a,b,cin,output s,cout);
  assign s = a ^ b ^ cin;
  assign cout = (a & b) | (a & cin) | (b & cin);
endmodule
```

Save as "fulladder.v"

Bottom-up Design

- Combine 9 full adders to create 9 bit adder
- Create new Verilog file:

```
module adder (input [8:0] a,b,output [8:0] s,output cout);
  wire [9:0] carry_chain;

full_adder add0(a[0],b[0],1'b0,s[0],carry_chain[0]);
full_adder add1(a[1],b[1],carry_chain[0],s[1],carry_chain[1]);
full_adder add2(a[2],b[2],carry_chain[1],s[2],carry_chain[2]);
full_adder add3(a[3],b[3],carry_chain[2],s[3],carry_chain[3]);
full_adder add4(a[4],b[4],carry_chain[3],s[4],carry_chain[4]);
full_adder add5(a[5],b[5],carry_chain[4],s[5],carry_chain[5]);
full_adder add6(a[6],b[6],carry_chain[5],s[6],carry_chain[6]);
full_adder add7(a[7],b[7],carry_chain[6],s[7],carry_chain[7]);
full_adder add8(a[8],b[8],carry_chain[7],s[8],carry_chain[8]);

assign cout = carry_chain[8];
```

endmodule

Save as "adder.v"



Bottom-up Design

- Copying and pasting each instantiation is bulky and isn't amenable to variable adder sizes
- Use generate statement:

```
module adder (input [8:0] a,b,output [8:0] s,output cout);
 wire [9:0] carry chain;
  genvar i;
  generate for (i=0;i<9;i=i+1) begin : adder array
  if (i==0)
    full adder add(a[i],b[i],1'b0,s[i],carry chain[i]);
  else
    full adder add(a[i],b[i],carry chain[i-1],s[i],carry chain[i]);
  end
  endgenerate
  assign cout = carry chain[8];
```

endmodule



Parameters

Now let's add a parameter:

```
module adder #(parameter width=32) (input [width-1:0] a,b,output [width-1:0] s,output cout);
  wire [width-1:0] carry_chain;
  genvar i;
  generate for (i=0;i<width;i=i+1) begin : adder_array
  if (i==0)
    full_adder add(a[i],b[i],1'b0,s[i],carry_chain[i]);
  else
    full_adder add(a[i],b[i],carry_chain[i-1],s[i],carry_chain[i]);
  end
  endgenerate
    assign cout = carry_chain[width-1];
  endmodule</pre>
```



Register

- Let's create a register
- New Verilog file:

```
module regn #(parameter width=32) (input clk,input [width-1:0]
d,output reg [width-1:0] q);

always @(posedge clk)
begin
   q <= d;
end
endmodule</pre>
```

Save as regn.v

Adder Datapath

 Create an adder datapath, where registers supply input data and registers capture output data:

```
module adder reg #(parameter width=32) (input clk,input [width-1:0] a,b,output[width-
1:0] s,output cout);
wire [width-1:0] a reg,b reg,s comb;
wire cout comb;
regn #(width) input reg a(clk,a,a reg);
regn #(width) input reg b(clk,b,b reg);
adder#(width) my adder(a reg,b reg,s comb,cout comb);
regn #(width) output reg s(clk,s comb,s);
regn #(1) output reg cout(clk,cout comb,cout);
endmodule
                         a reg
                                     s comb
```

cout comb

cout



b_reg

Testbenches

- HDL code written to test another HDL module, the device under test (dut), also called the unit under test (uut)
- Generally not synthesize(d|able)
- Types of testbenches:
 - Simple testbench
 - Self-checking testbench
 - Self-checking testbench with testvectors

Example

Simple Testbench

```
module testbench1();
  reg a, b, c;
  wire y;
  // instantiate device under test
  sillyfunction dut(a, b, c, y);
  // apply inputs one at a time
  initial begin
    a = 1'b0; b = 1'b0; c = 1'b0; #10;
    c = 1'b1; #10;
   b = 1'b1; c = 1'b0; #10;
    c = 1'b1; #10;
    a = 1'b1; b = 1'b0; c = 1'b0; #10;
    c = 1'b1; #10;
   b = 1'b1; c = 1'b0; #10;
    c = 1'b1; #10;
  end
endmodule
```

Self-checking Testbench

```
module testbench2();
  req a, b, c;
 wire y;
  // instantiate device under test
  sillyfunction dut(a, b, c, y);
  // apply inputs one at a time
  // checking results
  initial begin
    a = 1'b0; b = 1'b0; c = 1'b0; #10;
    if (y !== 1'b1) $display("000 failed.");
    c = 1'b1; #10;
    if (y !== 1'b0) $display("001 failed.");
    b = 1'b1; c = 1'b0; #10;
    if (y !== 1'b0) $display("010 failed.");
    c = 1'b1; #10;
    if (y !== 0) $display("011 failed.");
    a = 1'b1; b = 1'b0; c = 1'b0; #10;
    if (y !== 1'b1) $display("100 failed.");
    c = 1'b1; #10;
    if (y !== 1) $display("101 failed.");
    b = 1'b1; c = 1'b0; #10;
    if (y !== 1'b0) $display("110 failed.");
    c = 1'b1; #10;
    if (y !== 1'b0) $display("111 failed.");
  end
```



endmodule


Testbench with Testvectors

- Write testvector file: inputs and expected outputs
- Testbench:
 - 1. Generate clock for assigning inputs, reading outputs
 - 2. Read testvectors file into array
 - 3. Assign inputs, expected outputs
 - 4. Compare outputs to expected outputs and report errors



Testbench with Testvectors

 Testbench clock is used to assign inputs (on the rising edge) and compare outputs with expected outputs (on the falling edge).



 The testbench clock may also be used as the clock source for synchronous sequential circuits

Testvectors File

File: example.tv - contains vectors of abc_yexpected

```
000_1
001_0
010_0
011_0
100_1
101_1
110_0
111 0
```



Testbench: 1. Generate Clock

```
module testbench3();
           clk, reset;
 req
           a, b, c, yexpected;
  req
 wire
           у;
 reg [31:0] vectornum, errors; // bookkeeping variables
  req [3:0] testvectors[10000:0]; // array of testvectors
  // instantiate device under test
  sillyfunction dut(a, b, c, y);
  // generate clock
  always // no sensitivity list, so it always executes
   begin
     clk = 1'b1; #5; clk = 1'b0; #5;
   end
```



2. Read Testvectors into Array

```
// at start of test, load vectors
 // and pulse reset
 initial
   begin
      $readmemb("example.tv", testvectors);
      vectornum = 0; errors = 0;
      reset = 1'b1; #27; reset = 1'b0;
    end
// Note: $readmemh reads testvector files written in
// hexadecimal (as opposed to $readmemb in binary)
// Can insert Verilog comments into file
// Can also add addresses (use @ with hex address)
```



3. Assign Inputs and Expected Outputs

```
// apply test vectors on rising edge of clk
always @(posedge clk)
begin
#1; {a, b, c, yexpected} = testvectors[vectornum];
end
```

4. Compare Outputs with Expected Outputs

```
// check results on falling edge of clk
  always @(negedge clk)
  if (~reset) begin // skip during reset
  if (y !== yexpected) begin
       $display("Error: inputs = %b", {a, b, c});
       $display(" outputs = %b (%b expected)",y,yexpected);
       errors = errors + 1;
    end

// Note: to print in hexadecimal, use %h. For example,
       $display("Error: inputs = %h", {a, b, c});
```

4. Compare Outputs with Expected Outputs

```
// increment array index and read next testvector
      vectornum = vectornum + 1;
      if (testvectors[vectornum] === 4'bx) begin
          $display("%d tests completed with %d errors",
                vectornum, errors);
        $finish;
      end
    end
endmodule
// Note: === and !== can compare values that are
// x or z.
```




Another Testbench

```
module testbench();
reg clk, reset;
reg [31:0] vectornum, errors; // bookkeeping variables
reg [23:0] testvectors[10000:0]; // array of testvectors
reg [7:0]
a,b,sexpected,sexpected dly1,sexpected dly2,sexpected dly3,a dly1,a
dly2,b dly1,b dly2;
wire [7:0] s;
wire cout;
adder_reg #(8) myadder (clk,a,b,s,cout);
always begin
                  clk=1; #5; clk=0; #5;
end
initial begin
                 $readmemh("addtests.tv", testvectors);
                 vectornum = 0; errors = 0;
                  reset = 1; #4; reset = 0;
end
always @ (posedge clk) begin
                  {a, b, sexpected} <= testvectors[vectornum];</pre>
                  sexpected_dly1 <= sexpected;</pre>
                  sexpected dly2 <= sexpected dly1;
                 a_dly1 <= a;
                 a dly2 <= a dly1;
                 b_dly1 \le b;
                 b dly2 <= b dly1;
end
```




Simulation

- In order to simulate we need to start Modelsim separately
- In terminal window:cd quartus_workvsim&
- Close any startup windows











- Select Compile | Compile...
- Select all five Verilog files for our design and click Compile then Done







- Now select Simulate | Start Simulation
- Under the work library select testbench and click Ok




Modelsim Windows








Design Structure







Design Objects

 Note: the contents of this pane depend on what is selected in structure pane




Wave Window





In transcript window, type "run 30000"



```
VSIM 69> run 30000
                 12a
                 19b
         000
         002
                 19h
         0.02
                 1d7
  006
                 19b
                 1d7
  006
                 19b
         000
  1d5
                 1d7
                 12a
  006
                 19h
         nnn
  1d5
                 1d7
                 12a
  006
         000
                 19Ъ
```



Modelsim Notes

- Need to recompile after any changes
- "restart -f" will reload and restart simulation
- Signals must be added to wave or "log" in order to track
- You can add signals in lower levels of hierarchy by "drilling down" in structure and choosing signals in objects window
- Other useful Modelsim commands
 - force A X"DEADBEEF"
 - force op "0001"
 - force push 1
 - run 100
 - force -freeze clk 1 0, 0 {50 ps} -r 100

Modelsim Notes


- Can also create a script for Modelsim:
- Example: test.do:


```
restart -f
                                               force data in X"0000FADE"
force -freeze clk 1 0, 0 {50 ps} -r 100
                                               run
force rst 1
                                               force data in X"00DECAFE"
force push 0
                                               run
force pop 0
                                               force pop 1
force data in X"00000000"
                                               force push 0
run
                                               run
force rst 0
                                               run
force data in X"00DECADE"
                                               run
force push 1
                                               run
run
                                               force pop 0
force data in X"00DEFACE"
                                               run
run
```



Synthesis

- Back to Quartus...
- Set adder_reg as top-level entity
- Select device
 - Assignments | Settings
 - Click "Device"
 - Select EP2C35F672C6 and click OK








Synthesis

 To compile design, click start button


testbench.

 Once done, let's examine the FPGA resources required by the design




Resource Usage

- Logic elements
 - Cyclone 2 LE contains one 4-input LUT and one 1-bit register
 - Usage: 119 out of 33,216
 - 22 LUT only
 - 41 register only
 - 56 both
- No multiplier usage (out of 70)
- No M4K usage (out of 105)



Clock Speed



Adjust Adder

- Let's allow the synthesizer to build the adder architecture instead of us
 - Replace adder.v with:

```
module adder #(parameter width=32) (input [width-1:0] a,b,output [width-1:0] s,output
cout);

wire [width:0] s_int;

assign s_int = a + b;
assign s = s_int[width-1:0];
assign cout = s_int[width];
```

- Re-simulate testbench to make sure it still works!
- New synthesis results:
 - 97 LEs (vs. 119)
 - 246.18 MHz (vs. 81.31 MHz!!!)



JTAG

- Original idea: boundary scan
 - Originally used to test chip package and PCB connections
 - Chip inputs and outputs
 - "Scan chain"
- Now used as a way to source and probe internal signals
- Also used to program FPGAs
- "Joint Test Action Group" (JTAG) standard
 - Test clock (TCLK)
 - Test mode select (TMS)
 - Test data input (TDI)
 - Test data output (TDO)



In System Testing

Create a top-level wrapper, top.v:

```
module top (input CLOCK_50);
wire [31:0] a,b,s;
wire cout;
adder_reg(.clk(CLOCK_50),.a(a),.b(b),.s(s),.cout(cout));
endmodule
```




Sources and Probes

Add sources and probes to the top-level:

```
altsource_probe #(.source_width(32),.instance_id("a")) input_a (.source(a),.probe());
altsource_probe #(.source_width(32),.instance_id("b")) input_b (.source(b),.probe());
altsource_probe #(.probe_width(32),.instance_id("s")) output_s (.source(),.probe(s));
altsource_probe #(.probe_width(1),.instance_id("cout")) output_cout (.source(),.probe(cout));
```

- Specify your top-level design and implement on FPGA
- Go to Tools | In-System Sources and Probes Editor


Sources and Probes



Sources and Probes

 Highlight each of the four sources/probes and click the "continuously read probe data" button:

 Enter values for A and B and watch the output value update in real time







SignalTap II Logic Analyzer - C:/designs/adder_path/adder_path - adder_path - [stp2.stp]


Go to Tools |
 SignalTap II Logic
 Analyzer

 Set up sampling clock and SOF file:







- Right-click in middle pane and select "Add Nodes"
- Type "*a*" and click "List"
- Hold down control to select all the q bits from the a-register
- Click the ">" button
- Click OK






Right-click newly-added signals and select "group"








Repeat process for b, s, and cout






 Set value of "FFFFFFFF" under trigger for A and click "run analysis"





Back in "In System Sources and Probes", set A to -1






- Let's create our MIPS ALU
- Requirements:
 - 32-bit
 - Implement 13 operations:
 - ADD, SUB, MULT, MULTU
 - AND, OR, NOR, XOR
 - SLT, SLTU
 - SLL, SRL, SRA
 - Interface:
 - input [31:0] A, B
 - input [3:0] op
 - input [4:0] shamt
 - output [31:0] hi, lo
 - output zero



Arithmetic Logic Unit (ALU)



ор	Function
0000	A and B
0001	A or B
0010	A nor B
0011	A xor B
0100	A + B
0101	A – B
0110	A * B (signed)
0111	A* B (unsigned)
1000	B << shamt
1001	B >> shamt
1010	B >>> shamt
1011	B >>> shamt
1100	A < B (signed)
1101	A < B (unsigned)
1110	A < B (unsigned)
1111	A < B (unsigned)



Set Less Than

- To do this, compute DIFF = A − B
- For signed SLT, look at sign bits of A, B, and DIFF
 - if A is negative and B is positive, set result to 1
 - if both positive and negative DIFF, set result to 1
 - Example: 2 4 = -2, 4 2 = 2
 - if both negative and negative DIFF, set result 1
 - Example -4 (-2) = -2, -2 (-4) = 2

Set Less Than

- For unsigned, look at carryout
 - Example for 4-bit operands:

If carryout = 0, A-B is < 0 therefore A < B

Shifters

 Logical shifter: shifts value to left or right and fills empty spaces with 0's

```
- Ex: 11001 >> 2 = 00110
- Ex: 11001 << 2 = 00100
```

• **Arithmetic shifter:** same as logical shifter, but on right shift, fills empty spaces with the old most significant bit (msb).

```
- Ex: 11001 >>> 2 = 11110
- Ex: 11001 <<< 2 = 00100
```

```
module alu (input [31:0] a,b,
                        input[3:0] op,
                        input [4:0] shamt,
                        output reg [31:0] hi,lo,
                        output zero);
wire [32:0] diff = \{1'b0,a\}+\{1'b0,\sim b+32'b1\};
assign zero = lo==32'd0 ? 1'b1 : 1'b0;
always @(*) begin
       hi = 32'b0;
        1o = 32'b0;
```

```
casez (op)
    // arithmetic operations
    4'b01_00: lo = a+b; // add
    4'b01_01: lo = a-b; // sub

    // mult signed
    4'b01_10: {hi,lo} = $signed(a)*$signed(b);

    // mult unsigned
    4'b01_11: {hi,lo} = a*b;
```

```
// shifter operations
4'b10_00: lo = b << shamt; // sll
4'b10_01: lo = b >> shamt; // srl
4'b10 1?: lo = $signed(b) >>> shamt; //sra
```

```
// comparison operations
4'b11 00:
if (a[31] & ~b[31])
       lo = 32'b1; // a neg, b pos
else
       if (a[31] == b[31] & diff[31])
             // same sign, diff is neg
              1o = 32'b1;
      else lo = 32'b0;
4'b11 ??:
if (~diff[32]) lo = 32'b1; // sltu
else lo = 32'b0;
```

```
// logical operations
            4'b00 00: lo = a & b; // and
            4'b00 01: lo = a | b; // or
            4'b00 10: lo = ~(a | b); // nor
            4'b00 11: lo = a ^ b; // xor
      endcase
end // always
endmodule
```



```
module alu reg (input clk,input[31:0] a,b, input[3:0] op, input [4:0] shamt, output
[31:0] hi, lo, output zero);
wire [31:0] a reg,b reg,hi comb,lo comb;
wire [3:0] op_reg;
wire [4:0] shamt reg;
wire zero comb;
regn #(32) input reg a(clk,a,a reg);
regn #(32) input reg b(clk,b,b reg);
regn #(4) input reg op(clk,op,op reg);
regn #(5) input reg shamt(clk,shamt,shamt reg);
alu my alu(.a(a reg), .b(b reg), .shamt(shamt reg), .op(op reg), .hi(hi comb),
.lo(lo comb), .zero(zero comb));
regn #(32) output reg hi(clk,hi comb,hi);
regn #(32) output reg lo(clk,lo comb,lo);
regn #(1) output reg zero(clk,zero comb,zero);
endmodule
```



Synthesis Results

- ALU_reg requires:
 - 831/33216 LEs (3%)
 - 16 9-bit multipliers (signed and unsigned occur in parallel)
 - 94.95 MHz



Lab 1

- Objective:
 - Create a self-checking testbench for the ALU
 - Create a test vectors file
 - Must cover all the test cases listed in the lab document
 - Make sure you describe any bugs you find in the design
- What to submit:
 - Test vector file
 - Corresponding file that describes each test vector
 - Testbench Verilog
 - Demo using SignalTap (using CLOCK_50)
- Due: 9/30 by midnight

