RDERING INFORMATION

Device	Temperature Range	Package
MC1312P	0°C to +70°C	Plastic DIP
MC1314P	0°C to +70°C	Plastic DIP
MC1315P	0°C to +70°C	Plastic DIP

CBS SQ* LOGIC DECODER SYSTEM

naterial into four separate channels. This system conforms to pecifications for decoding quadraphonic records produced by the argest record companies in the world.

AC1312P - DECODER


consists of two high input impedance preamplifiers which are fed with left total, L_T , and right total, R_T , signals. The preamplifiers each feed two all-phase networks which generate two L_T signals in quadrature and two R_T signals in quadrature. The four signals are natrixed to yield left front, left back, right front, and right back signals (L_F ', L_B ', R_F ', R_B ').

MC1314P · VOLTAGE CONTROLLED ATTENUATOR

... a gain control and balance adjustment unit for use with any quadraphonic system. It has four channels whose gain can be varied by an external dc voltage. In addition, the relative gain between hannels can be set by 3 external dc voltages. Thus with four variable resistors the master volume LF/RF, LB/RB and F/B balance may be controlled.

MC1315P - LOGIC CIRCUIT


... provides the basic logic function to enhance the front to back separation in the CBS SQ four channel decoding system. This levice is designed to interface with the MC1312 decoder and MC1314. The MC1315 provides do logic enhancement control signals which stends the performance of the basic SQ system to the levels desired for top of the line systems.



MC1312P MC1314P MC1315P

FOUR CHANNEL SQ LOGIC DECODER SYSTEM

SILICON MONOLITHIC INTEGRATED CIRCUIT



ark of CBS Inc.

This component is sold without patent indemnity and any infinement resulting from use or resale thereof snall be the sole responsibility of purchaser and shall not be the responsibility of many

£1312P, MC1314P, MC1315P

C1312P • CBS SQ DECODER UNIT


MAXIMUM RATINGS (TA = +25°C unless otherwise noted.)


Rating	Value	Unit	
	25	Vdc	
Power Supply Voltage	750	mW	
Power Dissipation @ TA = 25°C Derate above +25°C	6.7	mW/ ^o (
Operating Temperature Range	0 to +70	°c	
Storage Temperature Range	-65 to +150	°C	

[LECTRICAL CHARACTERISTICS (VCC = +20 Vdc, Vin = 0.5 V(RMS) @ 1 kHz, TA = +25°C unless otherwise noted.)

LECTRICAL CHARACTERISTICS (VCC = +20 Vdc, Vin = 0.5 VHM	Min	Тур	Max	Unit
Characteristic	11	16	21	mA
poly Current Drain	1.8	3.0	_	МΩ
out Impedance	1.6	5.0		kΩ
rput Impedance	-1.0	0	+1.0	dB
ennel Balance (LF/RF)	-1.0	0	+1.0	d₿
eltige Gain LF/LT or RF/RT stative Voltage Gain LB'/LF', RB'/LF', LB'/RF', RB'/RF' LF' measurements made with LT input, RF' measurements made with	-2.0	-3.0	-4.0	d₿
R _T input.	2.0			VIRMS
nimum Input Voltage for 1%THD at Output RT or LT		0.1		%
graf Harmonic Distortion R _T or L _T gnal to Noise Ratio (Short-Circuit Input V _O = 0.5 V(RMS) with Output Noise Referenced to Output Voltage, V _O) (BW = 20 Hz to 20 kHz)	_	80	_	dB

FIGURE 2 - MC1312P TEST CIRCUIT






1C1312P • CBS SQ DECODER UNIT

APPLICATIONS INFORMATION

FIGURE 4 - DECODING PROCESS DIAGRAM



 $L_T = L_F + 0.707 R_B - j \cdot 0.707 L_B$ $R_T = R_F = 0.707 L_B + j \cdot 0.707 R_B$

LT and RT are composite signals from SQ encoded records or SQ broadcast.

The decoding process is shown schematically in Figure 4. The IC1312P circuits that perform this function consists of two reamplifiers which are fed with left total, L_T, and right total, 1, signals. The preamplifiers each feed two all-pass* networks tat are used to generate two L_T signals in quadrature and two 1 signals in quadrature. The four signals are matrixed to yield fiftent, left-back, right-front, and right-back signals (L_F', L_B', F', R_B').

The all-pass networks are of the Wein bridge form with the esistive arms realized in the integrated circuit and the RC arms armed by external components. The values shown in Figure 1 or for a 100-Hz to 10-kHz bandwidth and a phase ripple of ±8.5° is a 90° phase difference.

It is generally desirable to enhance center-front to center-back sparation. This is accomplished by connecting a resistor between sins 2 and 11 (front outputs) and a resistor between pins 3 and 4 (back outputs). For a 10% front channel blending and a 40% ack channel blending 4, 47 kilohms between pins 2 and 11 and

7.5 kilohms between pins 3 and 14 is required and results in the following equations:

$$\begin{split} ^{\dagger}R_{F}^{\prime\prime} &= 0.912 \; L_{T} + 0.088 \; R_{T} \\ L_{F}^{\prime\prime} &= 0.912 \; R_{T} + 0.088 \; L_{T} \\ R_{B}^{\prime\prime} &= \frac{\sqrt{2}}{2} \; \left[0.714 \; (JR_{T} - L_{T}) + 0.286 \; (R_{T} - JL_{T}) \right] \\ L_{B}^{\prime\prime} &= \frac{\sqrt{2}}{2} \; \left[0.714 \; (JL_{T} - R_{T}) + 0.286 \; (L_{T} - JR_{T}) \right] \end{split}$$

To meet the EIA matrix standards with 10/40 blend um the circuit of Figure 5, which results in the following equations

$$\begin{split} R_F'' &= 0.772 \, (0.995 \, R_T + 0.0972 \, L_T) \\ L_F'' &= 0.772 \, (0.995 \, L_T + 0.0972 \, R_T) \\ R_B'' &= \frac{\sqrt{2}}{2} \, (0.769) \, \left[0.928 \, (JR_T - L_T) + 0.372 \, (R_T - JL_T) \right] \\ L_B'' &= \frac{\sqrt{2}}{2} \, (0.769) \, \left[0.928 \, (JL_T - R_T) + 0.372 \, (L_T - JR_T) \right] \end{split}$$


An all-pass network produces phase shift without amplitude variations.

MC1314P • GAIN CONTROL AND BALANCE ADJUSTMENT UNIT

FIGURE 5 - MC1314P TEST CIRCUIT

MAXIMUM RATINGS ($T_A = +25^{\circ}C$ unless otherwise noted.)

Rating	Value	Unit
Power Supply Voltage	28	Vdc
Input Voltage Swing	± 6.0	V _{pp}
Volume Control Range	-0.3 to +8.0	V
Balance Control Voltage	-4.0 to +10	V
Output Current Sinking (dc)	0	mA
Output Current Sourcing (dc)	1.0	mA
Power Dissipation @ T _A = +25 ⁰ C Derate above +25 ⁰ C	750 6.7	mW mW/ ^O C
Operating Temperature Range	0 to +70	°C
Storage Temperature Range	-65 to +150	°c



ELECTRICAL CHARACTERISTICS (V_{CC} = +20 V, V₄' = V₁₂' = 0.60 Vdc, T_A = +25°C, V_{IN} = 1.0 V(rms) @ 1.0 kHz, balance control pins open, unless otherwise noted.)

Characteristic	Min	Тур	Max	Unit
Maximum Gain (Vg = 6 V)	-1.0	1.0	+3.0	dB
Minimum Gain (V ₈ ≈ 0 V)	-60			d8
Gain Spread @ Gain = Max	_	1.0	3.0	dB
@ Gaiń = -20 dB	_	_	3.0	₫B
@ Gain = -40 dB	<u> </u>		3.0	dB
Signal Handling (THD < 1%)	1.3		-	Vrms
Signal Handling ($V_4' = V_{12}' = 0.42 \text{ Vdc}$ balance controls set for max gain in channel undertest) THD < 1%)	0.4	-	_	Vrms
Total Harmonic Distortion (V _{in} = 0.4 Vrms, max gain)		0.2	-	%
Signal/Noise Ratio (20 Hz - 15 kHz Bandwidth) Note 1. V _{IN} = 0.4 Vrms (ref)		80	_	dβ
Channel Separation Note 2		60		d8
Balance Control Range - 20 dB gain V8 = 6.0 V (≈ Max Gain)	-	20	_	dB
$V_8 = 3.0 \text{ V } (\approx 6.0 \text{ dB Gain})$	18	26	i –]
Vg = 1.0 V (≈ 20 dB Gain)		32		
Gain Enhancement ($V_4' = V_{12}' = 0.42 \text{ Vdc compared to}$ $V_4' = V_8' = 0.60 \text{ Vdc}$	2.0	_	4.0	dB
Gain Reduction (V4' = V ₁₂ ' = 1.86 Vdc compared to V4' = V ₁₂ ' = 0.60 Vdc)	7.0	_	11	dB
Gain Reduction $(V_4' = V_{12}' = 3.12 \text{ Vdc compared to}$ $V_4' = V_{12}' = 0.60 \text{ Vdc, } V_{CC} = 25 \text{ Vdc})$	4-	14	-	dB
Supply Current (max gain) (V _{IN} = 0 V)	<u></u>	19	25	mA
(min gain) $(V_{IN} > 0 V)$	-	9.0	15	mA
Input Impedance	_	13	_	kΩ
Output Impedance		2.0		kΩ
Control Current I ₄ or I ₁₂		-20		μА
Salance Control Reference Voltage (relative to VCC)				F: '
LF/RF & LB/RB Controls (V1g/VCC & V15g/VCC)	_	15	_	%
F/B Control (V7g/VCC)	_	13	_	%
Intermodulation Distortion (f ₁ = 7 kHz, f ₂ = 60 Hz)		0.6	_	%

Note 1: All inputs ac shorted

them to I provide to the Change to the contract of the contract

314P • TYPICAL CHARACTERISTICS

RE 6 - ATTENUATION versus CONTROL VOLTAGE

FIGURE 7 — IDLE CURRENT versus SUPPLY VOLTAGE 40 IDLE CURRENT (MA) 30 20 Balance Control = 3.0 Vdc Pins 4 and 12 = 0.42 V 10 Gain = Max 0 L 20 16 12 SUPPLY VOLTAGE (VOLTS)

DISTORTION CHARACTERISTICS

FIGURE 8 - TOTAL HARMONIC DISTORTION versus ATTENUATION

2.0

1.0

5.0

CONTROL VOLTAGE @ PIN 8 (VOLTS)




FIGURE 9 — INTERMODULATION DISTORTION versus INPUT VOLTAGE




FIGURE 10 - TOTAL HARMONIC DISTORTION versus INPUT VOLTAGE





FIGURE 11 - LOGIC VOLTAGE EFFECTS



MC1312P, MC1314P, MC1315P

MC1315P ● DC LOGIC ENHANCEMENT CONTROL UNIT

MAXIMUM RATINGS (TA = +25°C unless otherwise noted.)

Rating	Value	Unit V	
Supply Voltage (Note 1)	25		
Input Signal Voltage	±4.0	Vpk	
Bias Terminal Current	±2.0	mA	
Output Current	±2.0	mA	
Power Dissipation @ T _A = 25°C Derate above +25°C	750 6.7	mW mW/ ^O C	
Operating Temperature Range	0 to +70	°C	
Storage Temperature Range	-65 to +150	°C	

ELECTRICAL CHARACTERISTICS (T_A = +25°C, V_{CC} = 20 Vdc, Logic Control = 50%, V_{IN} = 0.5 Vrms, f = 2.0 kHz, unless otherwise noted, Note 1).

Otherwise noted, Note 17.		· · · · · · · · · · · · · · · · · · ·		
Characteristic	Min	Тур	Max	Unit
Lipply Current (Pin 12) @ VIN = 0	-	7.0	13	mA
@ V _{IN} = 1.4 Vrms	_	15	-	mA
nout Resistance @ Pin 1, 15, 16	_	20		kΩ
Output Resistance @ Pin 3, 5	-	1.5	-	kΩ
Avaphase Filter Resistance @ Pin 9, 10		4.0		kΩ
fmnt-Back Logic Discharge Resistance @ Pin 7, 8	_	5.0		kΩ
tes Voltage (10 k to ground) @ Pin 13		1.4		Vdc
Logic Cantrol Input Current @ Pin 2	_	±0.5		mA
(V ₂ = V ₁₃ or V ₂ = 0)				
Quiescent Input Voltage (V _{IN} = 0) @ Pin 1, 15, 16		7.0	_	Vdc
Owescent Output Voltage (V _{IN} = 0)	0.48	_	0.72	Vdc
Suissoent Output Offset (VIN = 0)		±0.02	±0.1	Vdc
Relative Output Change		100		
Front output with LB or RB inputs or back output with LF or RF inputs	2.1	2.8	5.0	V/V
	7.5	9.0	14	d₿
8ack output with C⊨ input	1.9	2.5	3.5	V/V
	5.5	8.0	11	d₿
Front output with LF, CF or RF inputs or back output with LB, or RB input	0.8	0.67	0.56	V/V
	2.2	3.5	5.0	dВ
4GC Leveling - V _{IN} = 1.4 Vrms to V _{IN} = 50 mVrms (Note 2) Figure 8 (AGC1, AGC2)	-	1.0	3.0	dB
Subscent Output Voltage at Max Logic (S ₁ in Position 1, Figure 12) {V _{IN} = 0, V ₂ = V ₁₃ }	0.45	_	0.83	Vdc
Max Logic Relative Output Change (V ₂ = V ₁₃)				
Front output with Lg or Rg inputs or back outputs with LF, CF or RF inputs		5.0	_	V/V
	-	14	-	dB
Front output with LF, CF or RF inputs or back outputs with LB or RB inputs	-	0.67	_	V/V
	_	3.5	_	dB

Note 1: When testing with well regulated supplies, current should be limited to 25 mA.

New 2: For example, this is the decrease in the back control voltage, V₅ with a right front input signal as this signal is varied from 1.4 Vrms to 50 mVrms.

MC1315P ● DC LOGIC ENHANCEMENT CONTROL UNIT




FIGURE 12 - MC1315P TEST CIRCUIT

TABLE 1 - DEFINITION OF INPUT SIGNALS: (f = 2.0 kHz)

V _I Name	Signal Description	Appły To Pin	V _I Name	Signal Description	Apply To Pin
RF	0.5 V rms <u>/0⁰</u> 0.35 V rms <u>/-90⁰</u> (1)	1 16 15	CF	0.35 V rms <u>/0⁰</u> 0.35 V rms <u>/-45⁰</u> 0.35 V rms <u>/0⁰</u>	1 16 15
LF	(1) 0.35 V rms <u>/0⁰</u> 0.5 V rms <u>/0⁰</u>	1 16 15			
L8	0.35 V rms <u>/180°</u> (1) 0.35 V rms <u>/-90°</u>	1 16 15	AGC1	(1) 1.0 V rms <u>/-90⁰</u> 1.4 V rms <u>/0⁰</u>	15 16 1
RB	0.35 V rms <u>/90⁰</u> 0.5 V rms <u>/0⁰</u> 0.35 V rms <u>/0⁰</u>	1 16 15	AGC2	(1) 35 mV rms <u>(-90°</u> 50 mV rms <u>(0°</u>	15 16 1

⁽¹⁾ All unused inputs shall be ac grounded.


⁽²⁾ This signal not used at present.

MC1315P ● DC LOGIC ENHANCEMENT CONTROL UNIT


WHY LOGIC?


Inhances front to back separation from 6 dB to 20 dB.


front-to-back separation of SQ material can be enhanced by the MC1315 logic circuit which detects the presence of dominant front or back signals and adjusts the front-back gain relationship of the MC1314P to enhance the relative gain of the dominant channels.



Front and back control voltages (from the MC1315P) are connected to the MC1314P. Although the relative gains of the front and back channels are altered with these control signals, they vary in a complementary manner to maintain constant power autput from the MC1314P.







TYPICAL SYSTEM PERFORMANCE CHARACTERISTICS (MC1312P, MC1314P, MC1315P)

Power Supply Requirements: 60 mA (L1a), 75 mA (L2a) @ 20 V Nominal Signal Level: 0.5 V Maximum Input Voltage: 1.9 V Input Impedance: $2 M\Omega$ Output Impedance: $2 k\Omega$ Total Harmonic Distortion: 0.2% at nominal input at 1 Hz 1.0% at maximum input Voltage Gain (at quiescent): 1.0 4 Channel Volume Control Range - 70 dB Tracking - within 3 dB 4 Channel Balance Control: -35 dB at -20 dB gain


NOTES

MC1314P

- 1. If volume control is not used, connect Pin 8 to +6.0 V.
- 2. If balance controls are not used, open Pins 1, 7 and 15.
- LF/RF and LB/RB balance controls can be ganged by connecting Pins 1 and 15.
- 4. Signal handling capability is reduced at maximum logic (20 dB front to back separation) unless $V_{CC} = 25 \text{ V}$ on MC1314.

MC1315P

- 1. The logic control will provide enhancement of front to back separation from 6 dB typical to 20 dB max (15 dB typical at the recommended operating level of 50% control).
- 2. To defeat the logic use the circuit connections as shown on right.



SYSTEM CHARACTERISTICS

FIGURE 15 - GAIN versus F/B BALANCE





FIGURE 16 - GAIN versus LF/RF BALANCE CONTROL



Signal Definitions for Total System

Test signals shall have the following relative phase and amplitude characteristics.

Source Location		Input Signals
Lբ	₹. 1	R _T 0
Cf	.71	.71
RF	0	1
LB	.71 <u>/-90°</u>	.71 <u>/180</u> 0
RB	.71	.71 <u>/90</u> 0

Where LF is left front, RB is right back, CF is center front, etc.

1. System Tests: MC1312P, MC1314P, MC1315P

- a) LF source connect signal to LT input, ac ground RT input of MC1312P.
- b) RF source apply signal to RT, ac ground LT.
- c) CF source apply equal signals to LT and RT inputs.

Balance control inputs of MC1314 may be opened for convenience or set for perfect balance with CF and CB NOTES: inputs; set logic control to 50%: Max signal should be limited to 1.6 Vrms LT or RT: MC1314P outputs give system performance, typically 15 dB front back separation for corners, 12 dB for center front, center back.

2. Logic Circuit Tests: MC1315P

- a) LF source apply LF' = $\sqrt{2}$ RB', RF' = 0; dc voltage at Pin 3 should decrease by 3 dB, at Pin 5 should increase by 9 dB. b) RB source apply RF' = $\sqrt{2}$ RB', RF' = 0; dc voltage at Pin 3 should increase by 9 dB, at Pin 5 should decrease by 3 dB.

3. Voltage Controlled Amplifier Tests: MC1314P

- a) Volume control with balance controls open or balanced, gain should be +0.5 dB at 6 V on Pin 8 and less than -60 dB
- b) Balance controls with balance controls at Pins 1 and 15 at 15% of supply and Pin 7 at 13% of supply, system is nominally balanced. Taking Pin 1 to ground should increase LF gain by 3 dB and decrease RF gain by greater than 12 dB at maximum volume and 30 dB at lower volume levels.