Instruction	Details	State IR_en	ible RF_enab	ie MAR_enable	MDR_enable	MOV PC_enabl	e nPC_enable	PSR_enable TBR_enable	WIM_enable	RF_Mux_C_select	RF_Mux_A_select	ALU_Mux_A_seler	t ALU_Mux B_select	ALU_Mux_OP_select	t MDR_Mux_selec	PC_Mux_select_PSR_Mux_select	TBR Mux select RAM Mux Op select	SSE_select CT_	select Op5	Clr N2	N1 N0	Sts	Inv S1	SO PLS-PLO
	PC <= 0	0 0	0	0	0	0 0	0	0 0	0	0	0	0	0	0	0	0 0	0 0	0	0 0	1 0	1 0	×	x x	x 8'500000001
Reset	nPC <= 4	1 0	0	0	0	0 0	1	0 0	0	0	0	3'b101	3'6011	0	0	0 0	0 0	0	0 6'5000000	0 0	1 1	×	x x	x x
		2 0		0	0	0 0	0	0 0	0	0	0	0	0	n	0	0 0	0 0	0	0 0	0 0	1 1	×	x x	x x
		3 0		1	0	0 0	0	0 0	0	0	0	3'6001	3'b101	0	0	0 0	0 0	0	0 6,9000000	0 0	1 1	×	x x	x x
	Enable RAM	4 0	0	0	0	1 0	0	0 0	0	0	0	0	0	0	0	0 0	0 0	0	0 6'6000000	0 0	1 1	×	x x	x x
Fetch		5 1	0	0	0	0 0	0	0 0	0	0	0	0	0	0	0	0 0	0 0	0	0 0	0 1	1 0	1	0 0	
		6 0	0	0	0	0 0	0	0 0	0	0	0	0	0	0	0	0 0	0 0	0	0 0	0 1	0 0	0	1 0	1 8'601010011
	Enable RF	7 0	1	0	0	0 0	0	0 0	0	2300	0	3'5101	3'5001	0	0	0 0	0 0	2'601	0 6,9000000	0 0 0	1 1	×	x x	x x
Sethi		8 0		0	0	0 0		0 0	0	0	0	0	0	0	0	0 0	0 0		0 0				v v	
Branch	Prepare for branch	9 0	0	0	0	0 0	0	0 0	0	0	0	0	0	0	0	0 0	0 0	0	1 0	0 1	1 0	1	0 0	1 8'500001100
		10 0		0	0	0 1	1	0 0	0	0	0	39001	39001	0	0	2300 0	0 0	27510	0 63000000	0 0	1 1	v	v v	x x
BX True		11 0	0	0	0	0 0	0	0 0	0	0	0	0	0	0	0	0 0	0 0	0	0 0	0 0	1 0	×	x x	x 8'b00000011
		12 0		0	0	0 1	1	0 0	0	0	0	3'6010	3'b011	0	0	2'600 0	0 0		0 6,9000000	0 0		×	х х	x x
BX False		13 0		0		0 0	0	0 0	0	0	0	0	0	0	0	0 0	0 0		0 0	0 0	1 0		v v	v 83500000011
Branch Anulled	Prepare for branch annulled	14 0	0	0	0	0 0	0	0 0	0	0	0	0	0	0	0	0 0	0 0	0	1 0	0 1	1 0	1	1 0	1 8'500001010
		15 0		0	0	0 1	0	0 0	0	0	0	3/5010	39011	0	0	27601 0	0 0	0	0 63000000	0 0		v	v v	
BX False Annulled		16 0		0		0 0	- 1	0 0	0	0	0	3'5001	3'b011	0	0	0 0	0 0		0 6,900000	0 0 0		×	x x	х х
		17 0		0	0	0 0	0	0 0	0	0	0	0		0	0	0 0	0 0		0 0	0 0	1 0	×	x x	x 8'b00000011
		18 0		0	0	0 0		0 0	0	27001	0	3'5001	0 3'b101	0	0	0 0	0 0		0 63000000	0 0		×	× ×	
Call		19 0	ń	0	0	0 1	1	0 0	0	0	0	3'b001	3'b001	0	0	27600 0	0 0	27511	0 63000000	0 0		×	x x	x x
		20 0	0	0	0	0 0	0	0 0	0	0	0	0	0	0	0	0 0	0 0	0	0 0	0 0	1 0	v	v v	v 83500000011
		21 0		0		0 0		0 0	0	2'500	0	3'5001	3°b101	0	0	0 0	0 0		0 6,9000000	0 0 0	1 1	×	x x	x x
		22 0		0		0 1	0	0 0	0	0	0	0	0	0	0	2'000 0	0 0		0 0	0 1	1 0	1	1 1	0 8'500011000
Jmpl		23 0		0		0 0	, i	0 0		0	2/600	20000	3'5000	0		0 0	0 0		0 6,9000000	0 0	1 0			x 8'b00011001
and a	# IR(13) == 0: nPC <= r[r51] + r[r52] # IR(13) == 1: nPC <= r[r51] + simm13	24 0		0	0	0 0		0 0	0	0	2'b00	3,9000	3°5000	0	0	0 0	0 0		0 6,9000000	0 0	1 1 1	- *	* *	x 8'500011001
		25 0		0	0	0 0	0	0 0	0	0	0	3 8000	3 8001	0	0	0 0	0 0		0 0	0 0	1 0	Y Y	× ×	
		26 0		0		0 0	0	0 0	0	2'500	2'500	3,9000	3,9000	0	0	0 0	0 0		0 6,9000000	0 0	1 0	1	x x	x 8'b0000011
		27 0		0	0	0 0	0	0 0	0	2'000	2'b00	3,9000	3'b001	0	0	0 0	0 0		0 6,9000000	0 0	1 1	X X	x x	X 8 000011100
Save		28 0		0	0	0 0	0	1 0	0	0	0	3'b011	3'b100	0	0	0 375100	0 0		0 6'500010	0 0 0	1 1	x	x x	x x
	Disable PSR	29 0	0			0 0		0 0	0	0	0	0	0	0	0	0 0	0 0		0 0	0 0	1 0	×	x x	x x 8'501010011
		30 0		0	0	0 0	0	0 0	0	2300	2'500	3,9000	3,9000	0	0	0 0	0 0		0 6,9000000	0 0 0		×	x x	x 8'b00100000
	If IR(13) == 0: r[rd] <= r[rs1] = r[rs2] If IR(13) == 1: r[rd] <= r[rs1] + simm13	31 0		0	0	0 0	0	0 0	0	2'500	2'b00	3,9000	3'b001	- 0	0	0 0	0 0	2'000	0 6000000	0 0	1 0	X X	x x	X 8 000100000
Restore		32 0		0	0	0 0	0	1 0	0	0	0	3'b011	3'b100	0	0	0 375100	0 0		0 6,9000000	0 0	1 1	X X	x x	x x
		33 0		0		0 0	0	0 0	0	0	0	3 8011	3 8100	0	0	0 30100	0 0		0 0	0 0				x 8'b01010011
	Disable PSK	34 0						0 0	0					- 0		0 0	0 0		0 0			×	х х	
		35 0		0	0	0 0	0	0 0	0	2'b00 2'b00	2'b00 2'b00	3'b000	3'b000 3'b001	-	0	0 0	0 0		0 0	0 0		×	× ×	
And advanced and the order		36 0		0	0	0 0	0	1 0	0	2'000	2'b00	3'5000	3,9000		0	0 270,000	0 0		0 0	0 0	1 0		x x	x 8'b00100110
Arithmetical/Logic					0				0	2'000	2'b00		3'b001			0 33000								
		37 0 38 0		0	0	0 0	0	0 0	0	2100	7600	3,9000	3'8001	1	0	0 376000	0 0		0 0	0 0	1 1	x	x x	
						0 0		0 0	0	0			3,9000	- 0		0 0	0 0			0 0		x	x x	x 8'b01010011
		39 0 40 0		1	0	0 0	0	0 0	0	0	2'b00 2'b00	3'b000	3'b000	0	0	0 0	0 1		0 6,9000000	0 0	1 0	×	× ×	x 8'500101001
Load		41 0		0	U	1 0	0	0 0	0	0	2 800	3 8000	3 8001	0	0	0 0	0 1		0 0	0 1	1 0	1	0 0	0 8'500101001
Load		42 0		0	0	0 0	0	0 0	0	2700	0	3'5101	3'6010		0	0 0	0 1		0 6,9000000	0 0		1 X		
		43 0		0		0 0		0 0	0	0	0	3 8101	2 0010	0	0	0 0	0 0		0 0	0 0	1 0		x x	x x x 8'601010011
		44 0			0	0 0	0	0 0	0	0	2°b00	3,9000	3'6000	0	0	0 0	0 0		0 6,9000000	0 0	1 0	X X	x x	
		45 0		1 1		0 0	0	0 0	0	0				0	0	0 0	0 0		0 6,9000000	0 0	1 1			
Store		45 U		0		0 0		0 0	0	0	2'b00 2'b01	3'b000	3'b001 3'b101	0	- 0	0 0	0 1		0 63000000	0 0		×	x x	
Store		47 0		0	1	1 0	0	0 0	0	0	0	3 8000	3 8101	0	0	0 0	0 1		0 0	0 1	1 0	0	1 0	0 8'500101111
		48 0		0	0	0 0	0	0 0	0	0	0	0	0		0	0 0	0 0		0 0	0 0	1 0	×	x x	x 8'b01010011
		49 0		0		0 0	0	0 0	0	2700	0	3'0011	3'b101		0	0 0	0 0		0 63000000	0 0	1 1	Y Y	× ×	X X
RDPSR		50 0		0	0	0 0		0 0	0	0	0	0	0	0	0	0 0	0 0		0 0	0 0	1 0		x x	x 8'b01010011
		51 0		0	0	0 0	0	0 0	0	2300	0	29,110	29/101	0	0	0 0	0 0		0 6,9000000	0 0 0	1 1	×	x x	x 8 501010011
RDWIM		52 0		0		0 0		0 0	0	0	0	0	0	0	0	0 0	0 0		0 0	0 0		×	x x	
		53 0		0		0 0	0	0 0	0	2'500	0	3'5100	3°b101	0	0	0 0	0 0		0 63000000	0 0 0	1 1	×	x x	x x
RDTBR		54 0		0	0	0 0		0 0		2 000	0	0	0	0	0	0 0	0 0		0 0	0 0	1 0	×	x x	x 8'b01010011
		55 0		0	0	0 0	0	1 0	0	0	2'b00	3,9000	3,9000	0	0	0 375101	0 0		0 63000001	1 0 0		×	× ×	x 8'b00111001
WRPSR		56 0		0		0 0	0	1 0	0	0	2'b00	3,9000	3'b001	0	0	0 35101	0 0		0 6'600001	1 0 0		Ŷ	x x	x x
		57 0		0	0	0 0	0	0 0	0	0	0	0	0	0	0	0 0	0 0		0 0	0 0	1 0	×	x x	x 8'601010011
		58 0			0	0 0	0	0 0	-	0	2'b00	39,000	39,000	-	0	0 0	0 0		0 63000001	1 0 0	1 0			x 8'500111100
WRWIM		59 0		0	0	0 0	0	0 0	i	0	2'b00	3,9000	3'b001	0	0	0 0	0 0		0 6'600001	1 0 0		×	x x	x x
		60 0		0		0 0	0	0 0	0	0	0	0	0	0	0	1 0 0	0 0		0 0	0 0	1 0	÷	V 1	x 8'b01010011
		61 0	0	0	0	0 0	0	0 1	0	0	2'b00	3'5000	3,9000	0	0	0 0	0 0		0 6'600001	1 0 0	1 0	×	x x	x 8'b00111111
WRTBR		62 0	0	0	0	0 0	0	0 1	0	0	2'b00	3,9000	3'b001	0	0	0 0	0 0		0 6'600001	1 0 0	1 1	×	x x	
		63 0		0		0 0	0	0 0	0	0	0	0	0	0	0	0 0	0 0		0 0	0 0		×	х х	x 8'b01010011
Trap Priority	Check Trap Priority	64 0	0	0	0	0 0	0	0 0	0	0	0	0	0	0	0	0 0	0 0	0	0 0	0 0	1 1	×	x x	x x
.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		65 0	0	0	0	0 0	0	0 1	0	0	2'b00	3'5000	3'5000	0	0	0 0	1 0		0 6,9000000	0 0 0	1 0	×	x x	x 8'601000011
	If IR[13] == 1: TBR <= r[rs1] + simm13	66 0	0	0	0	0 0	0	0 1	0	0	2'b00	3'b000	3'b001	0	0	0 0	1 0	2500	0 6,9000000	0 0 0	1 1	×	x x	x x
		67 0	0	0	0	0 0	0	1 0	0	0	0	3'b101	3'b101	0	0	0 3'6011	0 0	0	0 6,9000000	0 0	1 1	×	x x	x x
		68 0	0	0	0	0 0	0	1 0	0	0	0	3'b011	3'b101	0	0	0 3'6010	0 0	0	0 6'6000000	0 0	1 1	×	x x	x x
		69 0	0	0	0	0 0	0	1 0	0	0	0	3'b111	3'b110	0	0	0 3'6001	0 0	0	0 6'510010	1 0 0		×	x x	
Ticc		70 0		0		0 0	0	1 0	0	0	0	39011	3%100	0	0	0 375100	0 0		0 6300010	0 0	1 1	v	v v	v v
	r[17] <= PC	71 0	- 1	0	0	0 0	0	0 0	0	27510	ō	3'b001	3'b101	ō	0	0 n	0 0	0	0 6,900000	0 0 0	1 1	×	x x	x x
	ri181 c= nPC	72 0	1	0	0	0 0	0	0 0	0	2°b11	ő	3'6010	3'b101	0	0	0 0	0 0	0	0 6,9000000	0 0 0	1 1	×	x x	x x
		73 0		0		0 1	0	0 0	0	0	0	0	0	0	0	27610 0	0 0		0 0	0 0	1 1	×	x x	x x
		74 0		0		0 0	1	0 0	0	0	0	3'6011	3'b100	0	0	0 0	0 0		0 6,9000000	0 0 0		×	x x	
		75 0		0		0 0	0	0 0	0	0	0	0	0	0	0	0 0	0 0		0 0	0 0		x	x x	x 8'b00000011
		76 0		0		0 0	0	1 0	0	0	0	3'0011	3°b100	0	0	0 37-100	0 0		0 63400000	0 0		X X	× ×	X X
		77 0		0	0	0 1	0	0 0	0	0	0	0	0	0	0	2700 0	0 0		0 0	0 1	1 0	1	1 1	0 8'601100100
		78 0		0	0	0 0	ĭ	0 0	ı ö	0	27500	335000	3'5000	0	0	0 0	0 0		0 6,9000000	0 0	1 0	t ÷	v v	x 8'b01010000
rett		79 0		0	0	0 0	1	0 0	0	0	2'b00	3,9000	3'b001	0	0	0 0	0 0		0 6,900000	0 0		×	x x	x x
		80 0		0		0 0		1 0	0	0	2 800	3'0011	3'h100	0	0	0 37001	0 0		0 6'h10010	1 0 0		Y Y	× ×	x x
		81 0				0 0		1 0		0	0	35011	3'b100	0	0	0 33001			0 6,900000	0 0		X X	x x	x x
	Disable PSR	82 0		0	0	0 0	0	0 0	0	0	0	3 8101	3 8100	0	0	0 38011	0 0		0 0	0 0		×	x x	
		83 0		0		0 1		0 0	ı ö	0	0	0	0	0	0	2300 0	0 0		0 0	0 0		x	x x	x x
Instruction Flow		84 0		0		0 0	1	0 0	0	0	0	3'5010	3'b011	0	0	0 0	0 0		0 6,9000000	0 0 0		×	x x	x x
ucuun now		85 0			0	0 0		0 0	0	0	0	0	0	0	0	0 0	0 0		0 0				x x	
		0				- 1 0				v		<u> </u>							- 1 3		1 1 0		^ X	A 0.00000011

	51	SO.	N2	N1	NO	Sts	M1	M2	
MOC	0	0	0	0	0	X	0	0	Enconder
COND	0	1	0	0	1	X	0	1	?
IR[13]	1	0	0	1	0	X	1	0	Control Register
IR[23]	1	1	0	1	1	×	1	1	incrementer
			1	0	0	0	0	0	Enconder
			1	0	0	1	1	0	Control Register
			1	0	1	0	0	0	Enconder
			1	0	1	1	1	1	incrementer
			1	1	0	0	1	0	Control Register
			- 1	1	0	- 1	1	1	Incrementer