

# Compact Modelling of Reconfigurable Field Effect Transistors Towards Smart Sensing Applications

Amine Arsalane<sup>1</sup>, Bruno Neckel Wesling<sup>1,2</sup>, Yifan Wang<sup>1</sup>, José Maria Gonzalez-Medina<sup>3</sup>,  
Lee-Chi Hung<sup>3</sup>, Oskar Baumgartner<sup>3</sup>, Yuxuan He<sup>2</sup>, Jens Trommer<sup>2</sup>,  
Cristell Maneux<sup>1</sup>, Marina Deng<sup>1</sup>, François Marc<sup>1</sup> and Chhandak Mukherjee<sup>1</sup>

<sup>1</sup> IMS Laboratory, University of Bordeaux, CNRS UMR 5218, Bordeaux INP, Talence, France

<sup>2</sup> Namlab gGmbH, Nothnitzer Strasse 64, 01187 Dresden, Germany

<sup>3</sup>Global TCAD Solutions GmbH, Vienna, Austria

Corresponding author: amine.arsalane@ims-bordeaux.fr

**Abstract**—In this paper, we present a physics-based compact model for double-gate Reconfigurable Field-Effect Transistors (RFET). By solving the current continuity equation and corresponding charge calculations, we derive the expression of the surface potential, effective Schottky barrier and the total drain current.

**Index Terms**—Reconfigurable field effect transistor, compact modelling, Schottky barrier, drift-diffusion and drain current.

## I. INTRODUCTION

Reconfigurable Field Effect Transistors (RFETs) are a potential key-enabling technology that can be directly co-integrated into the front-end-of-line (FEOL) of a standard CMOS process offering a number of interesting applications including analog smart sensor design. Specifically, we have chosen a 22nm FDSOI Technology for the co-integration of our RFETs.

## II. DEVICE STRUCTURE

Figure 1 schematically illustrates the structure of the double-gate RFET under test [2]. The device under test in this study was fabricated using modified I/O n-FETs from the 22 nm FDSOI technology reported in [3] [1].




Fig. 1. Schematic of a Reconfigurable FET (RFET).

## III. DEVICE MODELLING

In this section, we introduce the organisation of our compact model. Compared to a previous compact modelling approach, our model derives the net drain current based on surface potential and charge calculations and the consideration of an effective Schottky barrier height. The total device current is obtained by solving the current continuity equations, which solves for the resultant current between the current through the Schottky-barrier contacts and the drift-diffusion current of both carriers in the channel.

## IV. RESULTS AND DISCUSSION




Fig. 2. Transfer characteristics ( $I_D$ - $V_G$ ) at different  $V_{DS}$  for  $n$ -type and  $p$ -type.

Figure 3 illustrates the device transfer characteristics, comparing experimental data [2] with the compact model simulations on a semi-logarithmic scale. The figure presents the n-mode, where the drain-gate voltage (DG) acts as the polarity gate, is set to 1.8V, while the drain voltage  $V_{DS}$  varies from 0.2V to 1.8V. The same figure also depicts the p-mode, with  $V_{DG} = -1.8V$  and  $V_{DS}$  ranging between  $-0.2V$  and  $-1.8V$ . The model exhibits partial agreement with experimental data but does not achieve a perfect fit.

## V. CONCLUSION

The model shows fair agreement with experimental data for different bias configurations. Further model improvement will be followed including additional effects, such as trapping.

## REFERENCES

- [1] A. Heinzig, S. Slesazek, F. Kreupl, T. Mikolajick, and W. M. Weber, "Reconfigurable silicon nanowire transistors," *Nano Lett.*, vol. 12, no. 1, pp. 119–124, 2012.
- [2] N. Bhattacharjee et al., "Multiple-Independent-Gate Reconfigurable FETs Processed on Industrial 300 mm FDSOI," in *IEEE Electron Device Letters*, doi: 10.1109/LED.2025.3549531
- [3] V. Sessi, M. Simon, S. Slesazek, M. Drescher, H. Mulaosmanovic, K. Li, R. Binder, S. Waidmann, A. Zeun, A.-S. Pawlik, et al., "Backbias reconfigurable field effect transistor: a flexible add-on functionality for 22 nm fdsoi," in *2021 Silicon Nanoelectronics Workshop (SNW)*, pp. 1–2, IEEE, 2021.