
RISC V CPU

Jasper Edbrooke

Basic Single Cycle Stages

- IF
 - Fetch instructions from memory based on PC, handles basic branching logic
- ID
 - The Brain of the CPU, reads the instruction from IF and decodes it to send signals and data to rest of CPU
- EX
- The Muscle of the CPU, does the main computation and execution of instructions
- MEM
 - Handles reading and writing to memory
- WB
 - Last stage to send data back into the registers from memory or previous calculations





Name	Value	0.000 ns	20.000 ns	40.000 ns	60.000 ns	80.000 ns	100.000 ns	120.000 ns 1	40.000 ns	160.000 ns
[™] clk	0									
> 😽 instru31:0]	403100b3	O X 00310 X 40	10 X 00310 X 0	0310 X 00310 X 4	10310 X 00310 X 0	0310 \ 00110	X00110 X00110 X	00115093 \(\text{Q0011}	00110	(01e00 \ 0000
> W a[63:0]	00000000				000000	0000000002				X 0000000000
> 👹 b[63:0]	00000000		000	0000000000003		X	00000	00000000001		X 0000000000
> 👹 data1[63:0]	-1	O X 5 X -	1 / 16 /	1 0	X3X	2 / 3	X 4 X 3 X	1 3	X	0
> W pc_out[63:0]	00000000		oo Xoooo Xo	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	, , , , , , , , , , , , , , , , , , ,	0000 X 00000	X00000 X00000 X	<u>,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,</u>	_ X0000	X 00000 X 0000
> 💆 [0][63:0]	00000000	00000000 X00	00 \fff()	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	000000000000000000000000000000000000000	0000 X00000	X00000 X00000 X	<u> , , , , , , , , , , , , , , , , , , ,</u>	_ X0000	X 0000000000
> 😻 regist63:0]	00000000	00000000 X00	OO XffffO XO	0000 X 00000 X 0	0000000000 X0	0000 X 00000	X 00000 X 00000 X	<u> , , , , , , , , , , , , , , , , , , ,</u>	_ X0000_	X 0000000000
∐ branch	n .									

Name	Value	120.000	ns	130.000	ns	140.000	ns	150.000	ns	160.000) ns	170.000	ns 180.00	0 ns	190.000	ns	200.00
¼ clk	1													2			
> V instru31:0]	0011609	001	115093	X	0011	6093	0013	17093	01eC	0023	0000	0033 Х	00000083	X 0010	00093	fa008	ae3
> 👹 a[63:0]	0000000			00000000	00000	002					C	00000000	0000000		$\stackrel{\cdot}{\longrightarrow}$	0000000	0000
> 👹 b[63:0]	0000000			00000000	00000	001				<u> </u>	0000000	00000000		X 000000	000000	0000000	0000
> 👹 data1[63:0]	3		1	Х		3					0			χ	1		
> 👹 data2[63:0]	1	3		1				3	3	80	X	0		χ :	30	·	
> W pc_out[63:0]	0000000	00000000	(000000	νοοοοο χ	000000	000000	000000	000000	000000	000000	000000	000000 X	000000000000	X 000000	000000	0000000	0000
> 🕨 [0][63:0]	0000000	00000000	((00000000	0000		000000	000000			0000000	00000000		X 000000	000000	0000000	0000
> 😻 regist63:0]	0000000	00000000	000000	00000000	01,000	000000	000000	000000	000000	0000000	000,000	00000000	00002,000000	X 000000	000000	0000000	0000
₩ branch	0																
	0				25.00												
	0																
> W ALUCo3:0]	6		5	X		6		7				0				4	
₩ memWrite	0																
₩ ALUSrc	1																
> 🐶 [0][63:0]	-319					-319					X			30			

IF Stage


- Fetches instructions
- Handles branches










- Crunches the numbers in the CPU
- Takes signals from ID stage
- Components:
 - o Main ALU
 - PC Branch adder
- Responsible for arithmetic instructions, and calculating address offsets for loads and stores





- Arithmetic and Logic unit
- Large combinational network
- Calculates all the possible operation, then control signal tells MUX which one the matches the instruction
- Outputs main Data, PC for branching, and Zero flag for branching






- Writes must be 64-bit aligned to the beginning of a 64-bit dword
- Reads are slightly less restricted, supports signed and unsigned reads:
 - Bytes can be from any byte
 - Halfword must be bits 0-15, 16-31, 32-47, or 48-63
 - Word must be 0-31 or 32-63
 - Dword must be 64 bit aligned
- Each memory location is 64 bits wide


WB Stage

- Sends Data back to registers in ID Stage
- Basically just a mux between memory data and ALU data




Possible Improvements:

- Replace ripple carry adders in ALU with faster look ahead adders
- Implement proper pipelining, right now it is single cycle
 - But each stage is organized in such a way to be ready for pipelining
 - Would need the extra pipeline registers and hazard detection logic
- Add multiple issue slots, potentially an issue for loads and stores
 - Do a load/store operation in the same cycle as an R or I type instruction
 - I/R types don't access memory, and load/Stores only need alu for adding, so put in a separate issue slot with a simple adder



Power Report:

- Most of our power goes to logic, in the ALU
- If our ram was off the chip, in a separate DRAM module, our IO wattage would likely go up



Total On-Chip Power: 8.555 W

Design Power Budget: Not Specified

Power Budget Margin: N/A

Junction Temperature: 67.8°C

Thermal Margin: 17.2°C (3.4 W)

Effective vJA: 5.0°C/W

Power supplied to off-chip devices: 0 W

Confidence level: Low

Power Report After Constraing Clocks:

- Power numbers seem way too low now
- Now most of our power usage comes from the clock signal

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

 Total On-Chip Power:
 0.09 W

 Design Power Budget:
 Not Specified

 Power Budget Margin:
 N/A

 Junction Temperature:
 25.4°C


 Thermal Margin:
 59.6°C (11.8 W)

 Effective ⊕JA:
 5.0°C/W

 Power supplied to off-chip devices:
 0 W

 Confidence level:
 Medium

<u>Launch Power Constraint Advisor</u> to find and fix invalid switching activity



Area Analysis:

Name 1	Slice LUTs (20800)	Slice Registers (41600)	F7 Muxes (16300)	F8 Muxes (8150)	Bonded IOB (106)	BUFGCTRL (32)	
∨ N CPU	3474	193	516	258	67	1	
> I EX_stage (EX)	1868	0	4	2	0	0	
> I ID_stage (ID)	223	1	0	0	0	0	
■ IF_stage (IF)	65	64	0	0	0	0	
■ MEM_stage (MEM)	1254	128	512	256	0	0	
■ WB_stage (WB)	64	0	0	0	0	0	

- EX stage with ALU takes up most of the slices
- Next goes to the Memory stage, with 8kB of RAM

Thanks! Time for some Q & A