
# RISC V CPU

Jasper Edbrooke

# **Basic Single Cycle Stages**

- IF
  - Fetch instructions from memory based on PC, handles basic branching logic
- ID
  - The Brain of the CPU, reads the instruction from IF and decodes it to send signals and data to rest of CPU
- EX
- The Muscle of the CPU, does the main computation and execution of instructions
- MEM
  - Handles reading and writing to memory
- WB
  - Last stage to send data back into the registers from memory or previous calculations





Name	Value	0.000 ns	20.000 ns	40.000 ns	60.000 ns	80.000 ns	100.000 ns	120.000 ns  1	40.000 ns	160.000 ns				
<sup>™</sup> clk	0													
> 😽 instru31:0]	403100b3	O X 00310 X 40	10 X 00310 X 0	0310 X 00310 X 4	10310 X 00310 X 0	0310 \ 00110	X00110 X00110 X	00115093 \( \text{Q0011}		(01e00 \ 0000				
> W a[63:0]	00000000	000000000000000000000000000000000000000												
> 👹 b[63:0]	00000000		000	00000000001		X 0000000000								
> 👹 data1[63:0]	-1	O X 5 X -	1 / 16 /	1 0		2 / 3	X 4 X 3 X	1 3	X	0				
> W pc_out[63:0]	00000000		oo Xoooo Xo	<del>,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,</del>	, , , , , , , , , , , , , , , , , , ,	0000 X 00000	X00000 X00000 X	<u>,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,</u>	_ X0000	X 00000 X 0000				
> 😻 [0][63:0]	00000000	00000000 X00	00 \fff()	<del>,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,</del>	000000000000000000000000000000000000000	0000 X00000	X00000 X00000 X	<u> , , , , , , , , , , , , , , , , , , ,</u>	_ X0000	X 0000000000				
> 😻 regist63:0]	00000000	00000000 X00	00 X ffff X 00000 X 00000 X 000		0000000000 X0	0000 X 00000	X00000 X00000 X	<u> , , , , , , , , , , , , , , , , , , ,</u>	_ X0000_	X 0000000000				
∐ branch	n .													

Name	Value	120.000	ns	130.000	ns	140.000	ns	150.000	ns	160.000	) ns	170.000	ns  180.00	0 ns	190.000	ns	200.00	
¼ clk	1													2				
> <b>V</b> instru31:0]	0011609	001	15093	X	0011	6093	0011	17093	01eC	0023	0000	0033 Х	00000083	X 0010	00093	fa008	ae3	
> 👹 a[63:0]	0000000		000000	0002					C	00000000			000000000					
> 👹 b[63:0]	0000000		00000	0001			00000000000000					X 000000	X 00000000000 X 00		0000			
> 👹 data1[63:0]	3	1				3			0					χ	1			
> 👹 data2[63:0]	1	3		1				3	3	80	X	0		χ :	30	o d		
> W pc_out[63:0]	0000000	00000000	000000	νοοοοο χ	0000	000000	000000	000000	000000	000000	000000	000000 X	000000000000	X 000000	000000	0000000	0000	
> 🕨 [0][63:0]	0000000	000000000			000000	001 X 000000000000000000000000000000000			00000000000000					X 0000000000000000		0000000000		
> 😻 regist63:0]	0000000	000000000000000000000000000000000000000			01,000	, , , , , , , , , , , , , , , , , , ,			000000000000000,0000000000000002,000000					X 000000000000		X 00000000000		
₩ branch	0																	
	0																	
	0																	
> W ALUCo3:0]	6		5	X		5		7				0				4		
₩ memWrite	0																	
₩ ALUSrc	1																	
> 🐶 [0][63:0]	-319					-319				3					0			

### IF Stage


- Fetches instructions
- Handles branches









- Crunches the numbers in the CPU
- Takes signals from ID stage
- Components:
  - o Main ALU
  - PC Branch adder
- Responsible for arithmetic instructions, and calculating address offsets for loads and stores






- Arithmetic and Logic unit
- Large combinational network
- Calculates all the possible operation, then control signal tells MUX which one the matches the instruction
- Outputs main Data, PC for branching, and Zero flag for branching




#### **MEM Stage**

- Handles reads and writes with Memory
- Limitations:
  - Writes must be 64-bit aligned to the beginning of a 64-bit dword
  - Reads are slightly less restricted, supports signed and unsigned reads:
    - Bytes can be from any byte
    - Halfword must be bits 0-15, 16-31, 32-47, or 48-63
    - Word must be 0-31 or 32-63
    - Dword must be 64 bit aligned
  - Each memory location is 64 bits wide




# **WB Stage**

- Sends Data back to registers in ID Stage
- Basically just a mux between memory data and ALU data



#### Possible Improvements:

- Replace ripple carry adders in ALU with faster look ahead adders
- Implement proper pipelining, right now it is single cycle
  - But each stage is organized in such a way to be ready for pipelining
  - Would need the extra pipeline registers and hazard detection logic
- Add multiple issue slots, potentially an issue for loads and stores
  - Do a load/store operation in the same cycle as an R or I type instruction
  - I/R types don't access memory, and load/Stores only need alu for adding, so put in a separate issue slot with a simple adder



# Thanks! Time for some Q & A