




RISC V CPU


Jasper Edbrooke




Basic Single Cycle Stages

- IF
 - Fetch instructions from memory based on PC, handles basic branching logic
- ID
 - The Brain of the CPU, reads the instruction from IF and decodes it to send signals and data to rest of CPU
- EX
 - The Muscle of the CPU, does the main computation and execution of instructions
- MEM
 - Handles reading and writing to memory
- WB
 - Last stage to send data back into the registers from memory or previous calculations









IF Stage

- Fetches instructions
- Handles branches




ID Stage

- Decodes instructions and generates control signals for the rest of the stages
- Handles the Registers
- Components
 - Register File
 - Control
 - ALU Control
 - Mem Control
 - Immediate Generator




EX stage


- Crunches the numbers in the CPU
- Takes signals from ID stage
- Components:
 - Main ALU
 - PC Branch adder
- Responsible for arithmetic instructions, and calculating address offsets for loads and stores




The ALU



- Arithmetic and Logic unit
- Large combinational network
- Calculates all the possible operation, then control signal tells MUX which one the matches the instruction
- Outputs main Data, PC for branching, and Zero flag for branching




MEM Stage



- Handles reads and writes with Memory
- Limitations:
 - Writes must be 64-bit aligned to the beginning of a 64-bit dword
 - Reads are slightly less restricted, supports signed and unsigned reads:
 - Bytes can be from any byte
 - Halfword must be bits 0-15, 16-31, 32-47, or 48-63
 - Word must be 0-31 or 32-63
 - Dword must be 64 bit aligned
 - Each memory location is 64 bits wide


WB Stage

- Sends Data back to registers in ID Stage
- Basically just a mux between memory data and ALU data




Possible Improvements:

- Replace ripple carry adders in ALU with faster look ahead adders
- Implement proper pipelining, right now it is single cycle
 - But each stage is organized in such a way to be ready for pipelining
 - Would need the extra pipeline registers and hazard detection logic
- Add multiple issue slots, potentially an issue for loads and stores
 - Do a load/store operation in the same cycle as an R or I type instruction
 - I/R types don't access memory, and load/Stores only need alu for adding, so put in a separate issue slot with a simple adder



Power Report:

- Most of our power goes to logic, in the ALU
- If our ram was off the chip, in a separate DRAM module, our IO wattage would likely go up



Total On-Chip Power:	8.555 W
Design Power Budget:	Not Specified
Power Budget Margin:	N/A
Junction Temperature:	67.8°C
Thermal Margin:	17.2°C (3.4 W)
Effective θ_{JA} :	5.0°C/W
Power supplied to off-chip devices:	0 W
Confidence level:	Low


Power Report After Constraining Clocks:

- Power numbers seem way too low now
- Now most of our power usage comes from the clock signal

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

Total On-Chip Power: 0.09 W
Design Power Budget: Not Specified
Power Budget Margin: N/A
Junction Temperature: 25.4°C
Thermal Margin: 59.6°C (11.8 W)
Effective θ_{JA} : 5.0°C/W
Power supplied to off-chip devices: 0 W
Confidence level: Medium

[Launch Power Constraint Advisor](#) to find and fix invalid switching activity





Area Analysis:

Name ¹	Slice LUTs (20800)	Slice Registers (41600)	F7 Muxes (16300)	F8 Muxes (8150)	Bonded IOB (106)	BUFGCTRL (32)
✓ N CPU	3474	193	516	258	67	1
> ⓘ EX_stage (EX)	1868	0	4	2	0	0
> ⓘ ID_stage (ID)	223	1	0	0	0	0
ⓘ IF_stage (IF)	65	64	0	0	0	0
ⓘ MEM_stage (MEM)	1254	128	512	256	0	0
ⓘ WB_stage (WB)	64	0	0	0	0	0

- EX stage with ALU takes up most of the slices
- Next goes to the Memory stage, with 8kB of RAM



Thanks!

Time for some Q & A