




RISC V CPU


Jasper Edbrooke




Basic Single Cycle Stages

- IF
 - Fetch instructions from memory based on PC, handles basic branching logic
- ID
 - The Brain of the CPU, reads the instruction from IF and decodes it to send signals and data to rest of CPU
- EX
 - The Muscle of the CPU, does the main computation and execution of instructions
- MEM
 - Handles reading and writing to memory
- WB
 - Last stage to send data back into the registers from memory or previous calculations









IF Stage

- Fetches instructions
- Handles branches




ID Stage

- Decodes instructions and generates control signals for the rest of the stages
- Handles the Registers
- Components
 - Register File
 - Control
 - ALU Control
 - Mem Control
 - Immediate Generator




EX stage


- Crunches the numbers in the CPU
- Takes signals from ID stage
- Components:
 - Main ALU
 - PC Branch adder
- Responsible for arithmetic instructions, and calculating address offsets for loads and stores



The ALU




- Arithmetic and Logic unit
- Large combinational network
- Calculates all the possible operation, then control signal tells MUX which one the matches the instruction
- Outputs main Data, PC for branching, and Zero flag for branching




MEM Stage

- Handles reads and writes with Memory
- Limitations:
 - Writes must be 64-bit aligned to the beginning of a 64-bit dword
 - Reads are slightly less restricted, supports signed and unsigned reads:
 - Bytes can be from any byte
 - Halfword must be bits 0-15, 16-31, 32-47, or 48-63
 - Word must be 0-31 or 32-63
 - Dword must be 64 bit aligned
 - Each memory location is 64 bits wide




WB Stage

- Sends Data back to registers in ID Stage
- Basically just a mux between memory data and ALU data



Possible Improvements:

- Replace ripple carry adders in ALU with faster look ahead adders
- Implement proper pipelining, right now it is single cycle
 - But each stage is organized in such a way to be ready for pipelining
 - Would need the extra pipeline registers and hazard detection logic
- Add multiple issue slots, potentially an issue for loads and stores
 - Do a load/store operation in the same cycle as an R or I type instruction
 - I/R types don't access memory, and load/Stores only need alu for adding, so put in a separate issue slot with a simple adder





Thanks!

Time for some Q & A