



Base Inte	oner	Instr	uctions	RV321	and R	V64	T				RV Pri	vilene	d Inst	ruction	-	
Category Name			RV32I Bas		allu K	+RV			Cate	gory	KV PII	Name	Fmt		nnemon	nic
Shifts Shift Left Logical	_	SLL	rd,rs1,		SLLW ro		l,rs2				mode tra			MRET	IIICIIIOII	10
Shift Left Logical Shift Left Logical	I	SLLI	rd,rs1,		SLLIW ro			+			-mode tra		R	SRET		
Shift Right Logical	R	SRL	rd,rs1,				l,rs2	C			Wait for I			WFI		
Shift Right Log. Imm.	I	SRLI	rd,rs1,		SRLIW ro			-			ial Memor			SFENCE.	7MΔ re1	l re?
, , , , , , , , , , , , , , , , , , ,						-	-	L								
Shift Right Arithmetic	R	SRA	rd,rs1,			•	l,rs2							eudoins		INS
Shift Right Arith. Imm.	I	SRAI	rd,rs1,		SRAIW ro			t			(BEQ rs,		J	BEQZ rs	, ımm	
Arithmetic ADD	R	ADD	rd,rs1,		ADDW ro	d,rs1	l,rs2				ISES JAL		J	J imm		
ADD Immediate	I	ADDI	rd,rs1,	imm	ADDIW ro	d,rs1	l,imm		Mo	Ve (use	es ADDI r	d,rs,0)	R	MV rd,rs	5	
SUBtract	R	SUB	rd,rs1,	rs2	SUBW r	d,rs1	l,rs2		RET	urn (us	es JALR x	0,0,ra)	I	RET		
Load Upper Imm	U	LUI	rd,imm		Ont	tions	ol Com	nroc	cod I	(16-h	it) Inct	ructio	n Evte	ension:	DV320	-
Add Upper Imm to PC	Ü		rd,imm		Categor		lame	Fmt	seu (RVC	raction		RISC-V eq		
Logical XOR	R	XOR	rd,rs1,	re?	Loads		d Word	CL	C.LW		d',rs1'	imm	LW	rd',rs1		
XOR Immediate	I	XORI	rd,rs1,				ord SP	CI	C.LWS		d,imm	, 1111111	LW	rd,sp,i		-
OR Illinediate	R	OR	rd,rs1,		Float L			CL	C.FLV		d',rs1'	imm	FLW	rd',rs1		. Q
OR Immediate	I	ORI	rd,rs1,				d Word	CI	C.FLV		d,imm	, 1111111	FLW	rd,sp,i		Ü
AND	R	AND					Double	CL	C.FLI		-	imm	FLD	rd',rs1		:16
AND Immediate	I	ANDI	rd,rs1,		Float Loa			CI	C.FLI		d',rsl' d,imm	, 1111111	FLD	rd,sp,i		10
Compare Set <	R	SLT	rd,rs1,		Stores			CS	C.FLI		s1',rs2	/ imm	SW	rs1',rs		1*4
Set < Immediate	I	SLTI					ord SP	CSS	C.SWS		sı,rsz	, 1111111	SW	rs2,sp,		
Set < Immediate Set < Unsigned	R	SLTU	rd,rs1,				e Word	CSS	C.FSV		•	/ imm	FSW	rs2,sp,		1 * Q
Set < Unsigned Set < Imm Unsigned	I		rd,rs1,		Float St			CSS	C.FSV		s1',rs2	, 1mm				ı O
	-	SLTIU	rd,rs1,rs2						C.FSV		:s2,imm	/ imm	FSW FSD	rs2,sp,		*16
Branches Branch =	В	BEQ					Double	CS			s1',rs2	, TIIII		rs1',rs		
Branch ≠	В	BNE	rs1,rs2		Float Stor			CSS	C.FSI		s2,imm		FSD	rs2,sp,		
Branch <	В	BLT	rs1,rs2	·	Arithme		ADD	CR	C.ADI		rd,rs1		ADD	rd,rd,r		
Branch ≥	В	BGE	rs1,rs2				nediate	CI	C.ADI		rd,imm		ADDI	rd,rd,i		
Branch < Unsigned	В	BLTU	rs1,rs2				m * 16	CI			x0,imm		ADDI	sp,sp,i		
Branch ≥ Unsigned	В	BGEU	rs1,rs2	,imm	ADD	SP In	nm * 4	CIW			I rd',im		ADDI	rd',sp,		
Jump & Link J&L	J	JAL	rd,imm				SUB	CR	C.SUE		rd,rs1		SUB	rd,rd,		
Jump & Link Register	I	JALR	rd,rs1,	imm			AND	CR	C.ANI		rd,rs1		AND	rd,rd,		
Synch Synch thread	I	FENCE			ANI	D Imm	nediate	CI	C.ANI	ΟI	rd,imm	l	ANDI	rd,rd,i	.mm	
Synch Instr & Data	I	FENCE	.I				OR	CR	C.OR		rd,rs1		OR	rd,rd,r	s1	
Environment CALL	I	ECALL			6	eXclus	sive OR	CR	C.XOF	3	rd,rs1		AND	rd,rd,r	s1	
BREAK	I	EBREA	K				MoVe	CR	C.MV		rd,rs1		ADD	rd,rs1,	x0	
					Load	d Imn	nediate	CI	C.LI		rd,imm	ı	ADDI	rd,x0,i	.mm	
Control Status Regis	ster (CSR)					er Imm	CI	C.LUI	Ι	rd,imm	l	LUI	rd,imm		
Read/Write	I	CSRRW	rd,csr	rs1,	Shifts Sh	nift Le	ft Imm	CI	C.SLI	LI	rd,imm	1	SLLI	rd,rd,i	.mm	
Read & Set Bit	I	CSRRS	rd,csr	rs1,	Shift Rig	jht Ari	. Imm.	CI	C.SRA	ΑI	rd,imm	l	SRAI	rd,rd,i	.mm	
Read & Clear Bit	I	CSRRC	rd,csr		Shift Righ			CI	C.SRI	LI	rd,imm	<u> </u>	SRLI	rd,rd,i		
Read/Write Imm	I	CSRRW	I rd,csr	,imm	Branche	es Bra	nch=0	СВ	C.BEÇ	QZ Z	rsl',i	mm	BEQ	rs1',x0	,imm	
Read & Set Bit Imm	I	CSRRS	I rd,csr			Brai	nch≠0	CB	C.BNE	ΞZ	rs1′,i	mm	BNE	rs1',x0		
Read & Clear Bit Imm	I	CSRRC	I rd,csr	,imm	Jump		Jump	CJ	C.J		imm		JAL	x0,imm		
					Ju	ımp R	egister	CR	C.JR		rd,rs1		JALR	x0,rs1,	0	
					Jump &	Link	J&L	CJ	C.JAI	L	imm		JAL	ra,imm		
Loads Load Byte	I	LB	rd,rs1	,imm	Jump & I	Link R	egister	CR	C.JAI	LR	rs1		JALR	ra,rs1,	0	
Load Halfword	I	LH	rd,rs1	,imm	System	Env.	BREAK	CI	C.EBF	REAK			EBREA			
Load Byte Unsigned	I	LBU	rd,rs1			+RV	16/11				nal Con	inracc		tention:	DV64	_
Load Half Unsigned	I	LHU	rd,rs1		LWU ro		L,imm							ls, 4 word		
Load Hall Ollsighed	I	LW	rd,rs1				L,imm			•	ord (C.AD			d Doublew		•
Stores Store Byte	S				ד עיב	~,±31	. 1				•	•			•	•
,		SB	rs1,rs								•	,		Doublewor	•	
Store Halfword	S	SH	rs1,rs						SU	Btract	Word (c.	SUBW)		re Doublev	•	•
Store Word	S	SW	rs1,rs			s1,rs	32,imm							Doublewor		.SDSP
21 27 26 25			struction			7	6	0						on Form		
R 31 27 26 25 1	24 rs:	20	19 15	14 12 funct3	11 rd	7	6 opco	0 de	CR [15 14		11 10 9				1 0
imm[11:0]	rs.	-	rs1 rs1	funct3	rd		opco		CI		nct4	rd/i		rs2		op
s imm[11:5]	rs	$\frac{1}{2}$	rs1	funct3	imm[4	:0]	opco	_	css	funct3		rd/1 imm	81	imn rs2		op
B imm[12 10:5]	rs:		rs1	funct3	imm[4:1		opco		- H	funct3		imm	n	rs2	rd'	op op
	imm[101	Tanou	rd	- []	opco		CIW	funct3			rs1'	imm	rd'	op
		$\frac{1 11 19}{}$	12]		rd		opco		CL	funct3			rs1'	imm	rs2'	op
J		1 1 2							CS	funct3			rs1'	offse		op
									СВ	funct3			imp tar			op
									CJ ,							

RISC-V Integer Base (RV32I/64I), privileged, and optional RV32/64C. Registers $\pm 1 - \pm 31$ and the PC are 32 bits wide in RV32I and 64 in RV64I (\times 0=0). RV64I adds 12 instructions for the wider data. Every 16-bit RVC instruction maps to an existing 32-bit RISC-V instruction.





Reference Card



Ontions	M	tinly-Divide 1	Instruction End	toncion: DI	M		Ontional	Voct	or Evto	ncion: DI/I/
Category Name			Instruction Ext ultiply-Divide)		vi RV64M		Optional Name	Vect Fmt		nsion: RVV V32V/R64V
Multiply MULtiply		MUL RV32M (MU	rd,rs1,rs2	MULW	rd,rs1	1 re?	SET Vector Len.	R	SETVL	rd,rs1
MULtiply High		MULH	rd,rs1,rs2	HOLW	14,15	1,152	MULtiply High	R	VMULH	rd,rs1,rs2
MULtiply High Sign/Uns		MULHSU	rd,rs1,rs2				REMainder	R	VREM	rd,rs1,rs2
MULtiply High Uns		MULHU	rd,rs1,rs2				Shift Left Log.	R	VSLL	rd,rs1,rs2
Divide DIVide		DIV	rd,rs1,rs2	DIVW	rd,rs1	1 re2	Shift Right Log.	R	VSRL	rd,rs1,rs2
DIVide Unsigned		DIVU	rd,rs1,rs2	DIVW	14,15	1,152	Shift R. Arith.	R	VSRA	rd,rs1,rs2
Remainder REMainder		REM	rd,rs1,rs2	REMW	rd,rs1	1 re2	LoaD	I	VLD	rd,rs1,imm
REMainder Unsigned		REMU	rd,rs1,rs2		•	-	LoaD Strided	R	VLDS	rd,rs1,rs2
				REMUW	rd,rs1	I, FSZ	1			•
			ruction Extens				LoaD indeXed	R	VLDX	rd,rs1,rs2
Category Name			(Atomic)		RV64A		STore	S	VST	rd,rs1,imm
Load Load Reserved	R	LR.W	rd,rs1	LR.D	rd,rs1		STore Strided	R	VSTS	rd,rs1,rs2
Store Store Conditional	R	SC.W	rd,rs1,rs2	SC.D	rd,rs1		STore indeXed	R	VSTX	rd,rs1,rs2
Swap SWAP		AMOSWAP.W	rd,rs1,rs2	AMOSWAP.D	rd,rs1		AMO SWAP	R		rd,rs1,rs2
Add ADD	R	AMOADD.W	rd,rs1,rs2	AMOADD.D	rd,rs1		AMO ADD	R	AMOADD	rd,rs1,rs2
Logical XOR	R R	AMOXOR.W	rd,rs1,rs2	AMOXOR.D AMOAND.D	rd,rsi		AMO XOR AMO AND	R R	AMOXOR	rd,rs1,rs2
AND OR		AMOAND.W AMOOR.W	rd,rs1,rs2	AMOOR.D	rd,rs1		AMO AND AMO OR	R	AMOAND AMOOR	rd,rs1,rs2
Min/Max MINimum	R	AMOOR.W AMOMIN.W	rd,rs1,rs2 rd,rs1,rs2	AMOOR.D AMOMIN.D	rd,rsi	•	AMO MINimum	R	AMOOR	rd,rs1,rs2 rd,rs1,rs2
MAXimum		AMOMIN.W AMOMAX.W	rd,rs1,rs2	AMOMAX.D	rd,rs1		AMO MAXimum	R	AMOMIN	rd,rs1,rs2
MINimum Unsigned		AMOMINU.W	rd,rs1,rs2	AMOMAX.D	rd,rsi	•	Predicate =	R	VPEO	rd,rs1,rs2
MAXimum Unsigned		AMOMAXU.W	rd,rs1,rs2	AMOMAXU.D	rd,rs1		Predicate ≠	R	VPNE	rd,rs1,rs2
	•		struction Exte			1,152	Predicate <	R	VPLT	rd,rs1,rs2
Category Name			(SP,DP Fl. Pt.)		64{F D}		Predicate ≥	R	VPGE	rd,rs1,rs2
Move Move from Integer		FMV.W.X	rd,rs1	FMV.D.X	rd,rs1	1	Predicate AND	R	VPGE VPAND	rd,rs1,rs2
Move to Integer		FMV.X.W	rd,rs1	FMV.X.D	rd,rsi		Pred. AND NOT	R	VPANDN	rd,rs1,rs2
Convert ConVerT from Int		FCVT.{S D}.W	•	FCVT.{S D}.I			Predicate OR	R	VPOR	rd,rs1,rs2
ConVerT from Int Unsigned		FCVT. {S D} .W	J rd,rs1	FCVT. {S D}.I	LU rd,rsi	1	Predicate XOR	R	VPXOR	rd,rs1,rs2
ConVerT to Int		FCVT.W.{S D}	rd,rs1	FCVT.L.{S D}			Predicate NOT	R	VPNOT	rd,rs1
ConVerT to Int Unsigned		FCVT.WU.{S D	rd,rs1	FCVT.LU.{S I)} rd,rs1	1	Pred. SWAP	R	VPSWAP	rd,rs1
Load Load	I	FL{W,D}	rd,rs1,imm	Calling C	Conventi	ion	MOVe	R	VMOV	rd,rs1
Store Store	+	FS{W,D}	rs1,rs2,imm	Register	ABI Name		ConVerT	R	VCVT	rd,rs1
Arithmetic ADD		FADD. {S D}	rd,rs1,rs2	x0	zero		ADD	R	VADD	rd,rs1,rs2
SUBtract	R	FSUB. {S D}	rd,rs1,rs2	x1	ra	Caller	SUBtract	R	VSUB	rd,rs1,rs2
MULtiply	R	FMUL. {S D}	rd,rs1,rs2	x2	sp	Callee	MULtiply	R	VMUL	rd,rs1,rs2
DIVide	R	FDIV. {S D}	rd,rs1,rs2	x3	gp		DIVide	R	VDIV	rd,rs1,rs2
SQuare RooT	R	FSQRT. {S D}	rd,rs1	x4	tp		SQuare RooT	R	VSQRT	rd,rs1,rs2
Mul-Add Multiply-ADD	R	FMADD. {S D}	rd,rs1,rs2,rs3	x5-7	t0-2	Caller	Multiply-ADD	R	VFMADD	rd,rs1,rs2,rs3
Multiply-SUBtract		FMSUB. {S D}	rd,rs1,rs2,rs3		s0/fp	Callee		R	VFMSUB	rd,rs1,rs2,rs3
Negative Multiply-SUBtract			rd,rs1,rs2,rs3		s1	Callee	Neg. MulSUB	R		rd,rs1,rs2,rs3
Negative Multiply-ADD	_		rd,rs1,rs2,rs3	11	a0-1	Caller	Neg. MulADD	R		rd,rs1,rs2,rs3
Sign Inject SiGN source		FSGNJ.{S D}	rd,rs1,rs2	x12-17	a2-7	Caller	SiGN inJect	R	VSGNJ	rd,rs1,rs2
Negative SiGN source		FSGNJN. {S D}		x18-27	s2-11		Neg SiGN inJect	R		rd,rs1,rs2
Xor SiGN source		FSGNJX.{S D}		x28-31	t3-t6		Xor SiGN inJect MINimum	R	VSGNJX	rd,rs1,rs2
Min/Max MINimum		FMIN. {S D}	rd,rs1,rs2	f0-7	ft0-7	Caller		R	VMIN	rd,rs1,rs2
MAXimum		FMAX.{S D}	rd,rs1,rs2	f8-9	fs0-1	Callee	MAXimum	R	VMAX	rd,rs1,rs2
Compare compare Float =		FEQ. {S D}	rd,rs1,rs2	f10-11	fa0-1	Caller	XOR	R	VXOR	rd,rs1,rs2
compare Float <		FLT.{S D}	rd,rs1,rs2	f12-17	fa2-7	Caller	OR	R	VOR	rd,rs1,rs2
compare Float ≤		FLE.{S D}	rd,rs1,rs2	f18-27	fs2-11	Callee	AND	R	VAND	rd,rs1,rs2
Categorize CLASSify type	+	FCLASS. {S D}	rd,rsl	f28-31	ft8-11		CLASS	R	VCLASS	rd,rs1
Configure Read Status	R	FRCSR	rd	zero	Hardwire	d zero	SET Data Conf.	R	VSETDCF	G rd,rsl
Read Rounding Mode	R	FRRM	rd	ra	Return a	ddress	EXTRACT	R	VEXTRAC	rd,rs1,rs2
Read Flags	R	FRFLAGS	rd	sp	Stack po	inter	MERGE	R	VMERGE	rd,rs1,rs2
Swap Status Reg		FSCSR	rd,rs1	gp	Global po		SELECT	R	VSELECT	rd,rs1,rs2
Swap Rounding Mode		FSRM	rd,rs1	tp	Thread p					
Swap Rounding Flode Swap Flags		FSFLAGS	rd,rs1	t0-6,ft0-11	Tempora					
					Saved re					
Swap Rounding Mode Imm		FSRMI	rd,imm	s0-11,fs0-11						
Swap Flags Imm	I	FSFLAGSI	rd,imm	a0-7,fa0-7	Function	args				

RISC-V calling convention and five optional extensions: 8 RV32M; 11 RV32A; 34 floating-point instructions each for 32- and 64-bit data (RV32F, RV32D); and 53 RV32V. Using regex notation, $\{\}$ means set, so FADD. $\{F \mid D\}$ is both FADD. F and FADD. D. RV32 $\{F \mid D\}$ adds registers f0-f31, whose width matches the widest precision, and a floating-point control and status register fcsr. RV32V adds vector registers v0-v31, vector predicate registers vp0-vp7, and vector length register v1. RV64 adds a few instructions: RVM gets 4, RVA 11, RVF 6, RVD 6, and RVV 0.