
32-bit Microprocessor

Lukas Popovic, Cameron Vogeli


General Description

	Instruction Type	Instruction	Opcode (binary)	Function (Decimal)	Description		Instruction Type	Instruction	Opcode (binary)	Function (Decimal)	Description		Instruction Type	Instruction	Opcode (binary)	Function (Decimal)	Description	
Arithmetic	R	ADD rd, rs	011001	-	rd ← rd + rs	Shift and Rotate	SR	RL rd	10000	0	rd ← rd[300] & rd[31], C ← rd[31]		JBC	BR	110010	-	Branch to offset	
	IM	ADD rd, imm	011000		rd ← rd + imm		SR	RR rd		1	rd ← rd(0) & rd(311), C ← rd(0)	Branch	JBC	BR Z, offset	110011	0	Branch to offset if Z = 1	
	R	ADDC rd, rs	011011	-	rd ← rd + rs + C		SR	SL0 rd		2	rd ← rd[30, 0] & '0', C ← rd[31]		JBC	BR NZ, offset		1	Branch to offset if Z = 0	
	IM	ADDC rd, imm	011010	-	rd ← rd + rs + C		SR	SL1 rd		3	rd ← rd[300] & '1', C ← rd[31]		JBC	BR V, offset		2	Branch to offset if V = 1	
	R	SUB rd, rs	011101	-	rd rd - rs		SR	SLA rd		4	rd ← rd[300] & rd[0], C ← rd[31]		JBC	BR NV, offset		3	Branch to offset if V = 0	
	IM	SUB rd, imm	011100	-	rd rd - imm		SR	SLC rd		5	rd ← rd[30_0] & C, C ← rd[31]		JBC	BR N, offset		4	Branch to offset if N = 1	1
	R	SUBC rd, rs	011111		rd ← rd - rs - C		SR	SR0 rd		6	rd ← '0' & rd[311]. C ← rd[0]		JBC	BR NN, offset		5	Branch to offset if N = 0	
	IM	SUBC rd, imm	011110		rd ← rd − imm − C		SR	SR1 rd		7	rd ← '1' & rd[311]. C ← rd[0]		JBC	BR C, offset		6	Branch to offset if C = 1	1
Logic	R	AND rd, rs	001011	-	rd ← rd and rs, C ← 0		SR	SRA rd		8	rd ← rd[31] & rd[311], C ← rd[0]		JBC	BR NC, offset		7	Branch to offset if C = 0	1
	IM	AND rd, imm	001010	-	rd ← rd and imm, C ← D		SR	SRC rd		9	rd ← C & rd[311]. C ← rd[0]		NOP	RTS	101010	-	Return from Subroutine	1
	R	OR rd, rs	001101		rd ← rd or rs, C ← 0	Jump and Call	JBC	CALL imm	110000		Go to subroutine at imm	Return from Subroutine	NOP	RTS Z	101011	0	If Z = 1; Return from Subroutine	1
	IM	OR rd, imm	001100	-	rd ← rd or imm, C ← D		JBC	CALL Z, imm	110001	0	If Z = 1: Go to subroutine at imm		NOP	RTS NZ		1	If Z = 0: Return from Subroutine	1
	R	XOR rd, rs	001111	-	rd ← rd xor rs, C ← 0		JBC	CALL NZ, imm		1	If Z = 0: Go to subroutine at imm		NOP	RTS V		2	If V = 1; Return from Subroutine	1
	IM	XOR rd, imm	001110	-	rd ← rd xor imm, C ← 0		JBC	CALL V, Imm		2	If V = 1: Go to subroutine at imm		NOP	RTS NV		3	If V = 0: Return from Subroutine	1
Compare/Test	R	CMP rd, rs	010101	-	C ← rd − rs, Z ← rd − rs		JBC	CALL NV, imm		3	If V = 0: Go to subrouting at imm		NOP	RTS N		4	If N = 1: Return from Subroutine	1
	IM	CMP rd, imm	010100	-	C ← rd − imm, Z ← rd − imm		JBC	CALL N, imm		4	If N = 1: Go to subroutine at imm		NOP	RTS NN		5	If N = 0: Return from Subroutine	1
	R	TST rd, rs	010011	-	C ← rd xor rs		JBC	CALL NN, imm		5	If N = 0: Go to subroutine at imm		NOP	RTS C		6	If C = 1: Return from Subroutine	1
	IM	TST rd, imm	010010	-	C ← rd xor imm		JBC	CALL C, imm		6	If C = 1: Go to subroutine at imm		NOP	RTS NC		7	If C = 0: Return from Subroutine	1
Data Transfer	R	TFR rd, rs	000001	-	rd ← rs		JBC	CALL NC, imm		7	If C = 0: Go to subroutine at imm		Type	Name	Width (bits)	Description		
	ш	TFR rd, imm	000000	-	rd imm		JBC	JMP asa	110100		Jump to instruction in address im		User	r0 r31	32	32 General Purpose Registers		
	R	LDW rd, rs	000111		rd ← M(rs[50])		JBC	JMP Z, aaa	110101	0	If Z = 1: Jump to instruction in address imm			PC	16	Program Counter		
	IM	LDW rd, imm	000110	-	rd M(imm(50])		JBC	JMP NZ, asa		1	# Z = 0: Jump to instruction in address imm		System	SP	16	Stack Pointer		
	R	STW rd, rs	101111	-	M(rs[50]) ← rd		JBC	JMP V, asa		2	#V = 1; Jump to instruction in address imm			SA	32	ALU Source A		
	IM	STW rd, imm	101110		M(imm(5.0]) ← rd		JBC	JMP NV, assa		3	If V = 0: Jump to instruction in address imm		Type	Name	Data Width (bits)	Address Width (bits)	Depth	7
							JBC	JMP N, asa		4	If N = 1: Jump to instruction in address imm		User	Data	32	6	64	1
							JBC	JMP NN, ann	1	5	If N = 0: Jump to instruction in address imm			Instruction	32	16	65536	1
							JBC	JMP C, asa	1	6	If C = 1: Jump to instruction in address imm		System	Call Stack	16	5	32	1
							JBC	JMP NC, asa	1	7	If C = 0: Jump to instruction in address imm		R	31 opcode 28	2.5	rd 21	20 FS 18	15
									1		Jump to instruction in address imm		IM	31 opcode 26	220	rd 21	1000	mediate
												Instruction Types	on.			-1		andiata

Circuit Diagram




Loader



Instruction Memory


- Single port ram
 - o BRAM
 - o 1 clock cycle read/write
 - o For this design, only 1024 words used
 - Writes occur during load time
 - Generated using Xilinx Block Memory Generator




- Control signals
 - Loader: we


Instruction Decoder

- 3 state FSM
- Fixed length instructions
 - o Instruction length: 32 bits
- Each instruction takes 2 clock cycles





Datapath




ALU

Operation	Function
Y <= A	Transfer A
Y <= A + B	Add A and B
Y <= A + B + c	Add A and B with C=cin
Y <= A - B	Subtract B from A
Y <= A - B - c	Subtract B from A with C=bin
Y <= A AND B	Bit-wise AND
Y <= A AND B, tst	Bit-wise AND, C different
Y <= A OR B	Bit-wise OR
Y <= A XOR B	Bit-wise XOR
Y <= sL A 0	Left-shift A, din = 0
Y <= sL A 1	Left-shift A, din = 1
Y <= sL A A0	Left-shift A, $din = A(0)$
Y <= sL A c	Left-shift A, din = C
Y <= sR A 0	Right-shift A, din = 0
Y <= sR A 1	Right-shift A, din = 1
Y <= sR A A7	Right-shift A, $din = A(7)$
Y <= sR A c	Right-shift A, din = C
Y <= rL A	Rotate left A
Y <= rR A	Rotate right A

Data Memory

- True dual port RAM
 - o BRAM
 - Generated using Xilinx BlockMemory Generator
 - o 1 clock cycle read/write
 - o 64 words
 - Ports
 - A: Datapath
 - B: UART output (read only)

- Control signals
 - o ID: we




Program Counter

- Operations:
 - o Jump & Call
 - Address: IR[15..0]
 - Branch
 - Signed offset: IR[22 .. 16]


Program counter leads instruction fetch

- Control signals
 - o ID: ss, js, E_PC, sclr_PC




Stack

- 32 Nested Functions
- No read delay
- 1 clock cycle write delay
- Operations:
 - o Pop: en ← 1
 - Push: we \leftarrow 1, en \leftarrow 1
 - $\circ \qquad \mathsf{Reset: en} \leftarrow 1, \mathsf{sclr} \leftarrow 1$
- Control signals
 - o ID: we, en, sclr
- PC values stored in registers





Register File

- Contains 32 general purpose registers
- Each register has 32 bit width
- SR selects source register to put on bus
 - reg_out
- DR selects which register to write to
 - o RW enables selected register
- Control signals
 - o ID: DR, SR, RW



Output





Demo

Test Instructions:

STWI r0 63: 10111000000000000000000000111111

STWl r1 62: 10111000001000000000000000111110

STWI r2 61: 10111000010000000000000000111101

STWI r3 60: 10111000011000000000000000111100