	atArrayBatchedCopy_aligned16_contig	IVIDIA G		D. Connect
▶ GPU Speed Of Light Throughput			CDLI Throughout	
High-level overview of the throughpo			GPU Throughput (of utilization with respect to the theoretical maximum. Breakdowns show the throughput for each individual sub-metric of Compu	
Compute (SM) Throughput [%]	or. High-level overview of the utilization for compute and memory resources of the GPO presented as a fo	47.24	Duration [us]	22.08
Memory Throughput [%] L1/TEX Cache Throughput [%] L2 Cache Throughput [%]		30.38	Elapsed Cycles [cycle] SM Active Cycles [cycle] SM Frequency [Ghz]	29,953 22,538.37 1.35
DRAM Throughput [%]			DRAM Frequency [Ghz]	9.72
<u>├</u> High Memory Throughput	Memory is more heavily utilized than Compute: Look at the <a href="Memory Workload Analysis">Memory Workload Analysis</a> section to ident whether it is possible to do more work per memory access (kernel fusion) or whether there are values yo		RAM bottleneck. Check memory replay (coalescing) metrics to make sure you're efficiently utilizing the bytes transferred. Also co )compute.	onsider
	The following table lists the metrics that are key performance indicators:  Metric Name  Value  Guidance			
	gpu_compute_memory_throughput.avg.pct_of_peak_sustained_elapsed   78.0238   78.024 - 47.236 >= 1	10.000		
Roofline Analysis The ration	o of peak float (fp32) to double (fp64) performance on this device is 64:1. The kernel achieved 0% of this	device's t	fp32 peak performance and 0% of its fp64 peak performance. See the   Kernel Profiling Guide for more details on roofline analyses	sis.
► PM Sampling Timeline view of PM metrics sample	ed periodically over the workload duration. Data is collected across multiple passes. Use this section to ur	nderstand	d how workload behavior changes over its runtime.	Ω
Maximum Sampling Interval [us] Maximum Buffer Size [Mbytes]			# Pass Groups Dropped Samples [sample]	2
► Compute Workload Analysis				Ω
Detailed analysis of the compute res	sources of the streaming multiprocessors (SM), including the achieved instructions per clock (IPC) and th		ion of each available pipeline. Pipelines with very high utilization might limit the overall performance.  SM Busy [%]	55.29
Executed Ipc Etapsed [Inst/cycle]  Executed Ipc Active [inst/cycle]  Issued Ipc Active [inst/cycle]			Issue Slots Busy [%]	52.10
	est-utilized pipeline (44.6%) based on active cycles, taking into account the rates of its different instruction		cutes integer and logic operations. It is well-utilized, but should not be a bottleneck.	
► Memory Workload Analysis			Мет	nory Chart 🔻 🔘
	ources of the GPU. Memory can become a limiting factor for the overall kernel performance when fully uti mory instructions (Mem Pipes Busy). Detailed chart of the memory units. Detailed tables with data for ea		e involved hardware units (Mem Busy), exhausting the available communication bandwidth between those units (Max Bandwidth) ory unit.	), or by reaching the
Memory Throughput [Gbyte/s] L1/TEX Hit Rate [%]			Mem Busy [%] Max Bandwidth [%]	38.77 78.02
L2 Hit Rate [%] L2 Compression Success Rate [%]			Mem Pipes Busy [%] L2 Compression Ratio	9.96 0
L1TEX Global Store Access Est. Speedup: 22.79%	Pattern The memory access pattern for global stores to L1TEX might not be optimal. On average, only 8 Source Counters section for uncoalesced global stores.	8.0 of the	32 bytes transmitted per sector are utilized by each thread. This could possibly be caused by a stride between threads. Check th	ne <u>P</u>
			bound of warps in the pool (Theoretical Warps) is limited by the launch configuration. On every cycle each scheduler checks the street the scheduler colorts a single warp from which to issue one or more instructions (legand Warp). On evelop with no clinible war	
skipped and no instruction is issued	I. Having many skipped issue slots indicates poor latency hiding.		rps the scheduler selects a single warp from which to issue one or more instructions (Issued Warp). On cycles with no eligible wa	
Active Warps Per Scheduler [warp] Eligible Warps Per Scheduler [warp]		2.97	No Eligible [%] One or More Eligible [%]	46.14 53.86
Issued Warp Per Scheduler	Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only i	0.54 ssues an	instruction every 1.9 cycles. This might leave hardware resources underutilized and may lead to less optimal performance. Out of	of the
	maximum of 12 warps per scheduler, this kernel allocates an average of 9.62 active warps per schedul	er, but on	lly an average of 2.97 warps were eligible per cycle. Eligible warps are the subset of active warps that are ready to issue their nex nused. To increase the number of eligible warps, avoid possible load imbalances due to highly different execution durations per w	t U
	neducing stalls illuicated on the <u>warp state statistics</u> and <u>wasource counters</u> sections can help, too.			
			next instruction. The warp cycles per instruction define the latency between two consecutive instructions. The higher the value, th	
	stency. For each warp state, the chart shows the average number of cycles spent in that state per issued in kernel with mixed library and user code, these metrics show the combined values.	nstruction	n. Stalls are not always impacting the overall performance nor are they completely avoidable. Only focus on stall reasons if the so	chedulers fail to
Warp Cycles Per Issued Instruction Warp Cycles Per Executed Instructi			Avg. Active Threads Per Warp  Avg. Not Predicated Off Threads Per Warp	32.00 26.62
▶ Instruction Statistics		· Andrews Committee		Ω
allows hiding latencies and enables	parallel execution. Note that 'Instructions/Opcode' and 'Executed Instructions' are measured differently as	nd can di		
Executed Instructions [inst] Issued Instructions [inst]			Avg. Executed Instructions Per Scheduler [inst]  Avg. Issued Instructions Per Scheduler [inst]	11,658.20 11,742.93
▶ NVLink Topology				Ω
NVLink Topology diagram shows log  NVLink Tables	gical NVLink connections with transmit/receive throughput.	_		Ω
Detailed tables with properties for e	ach NVLink.			
► NUMA Affinity  Non-uniform memory access (NUM)	A) affinities based on compute and memory distances for all GPUs.			Ω
▶ Launch Statistics				Ω
Summary of the configuration used Grid Size	to launch the kernel. The launch configuration defines the size of the kernel grid, the division of the grid in		s, and the GPU resources needed to execute the kernel. Choosing an efficient launch configuration maximizes device utilization.  Function Cache Configuration	CachePreferNone
Registers Per Thread [register/thread	ad]	38	Static Shared Memory Per Block [byte/block]  Dynamic Shared Memory Per Block [byte/block]	0
Threads [thread] Waves Per SM	Ę	527,616	Driver Shared Memory Per Block [Kbyte/block] Shared Memory Configuration Size [Kbyte]	1.02 16.38
Uses Green Context		0	# SMs [SM]	82
Est Speedup: 20 00% lau		ecution d	PU. The number of blocks in a wave depends on the number of multiprocessors and the theoretical occupancy of the kernel. This uration of all thread blocks, the partial wave may account for up to 20.0% of the total kernel runtime with a lower occupancy of 23 executed for a grid. See the ### Hardware Model description for more details on launch configurations.	
			pancy is the percentage of the hardware's ability to process warps that is actively in use. Higher occupancy does not always resu	Ilt in higher
Theoretical Occupancy [%]	cy always reduces the ability to hide latencies, resulting in overall performance degradation. Large discre		between the theoretical and the achieved occupancy during execution typically indicates highly imbalanced workloads.  Block Limit Registers [block]	12
Theoretical Active Warps per SM [w Achieved Occupancy [%]		77.78	Block Limit Shared Mem [block] Block Limit Warps [block]	16 12
Achieved Occupancy The			of warn scheduling overheads or workload imbalances during the kernel execution. Load imbalances can occur between warns y	16
	ck as well as across blocks of the same kernel. See the @ CUDA Best Practices Guide for more details on		of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can occur between warps v ng occupancy.	within a
▶ GPU and Memory Workload Dist				Ω
Average SM Active Cycles [cycle]			Average L1 Active Cycles [cycle]	22,538.37
Average L2 Active Cycles [cycle] Average DRAM Active Cycles [cycle			Average SMSP Active Cycles [cycle] Total SM Elapsed Cycles [cycle]	21,801.72 2,163,384
Total L1 Elapsed Cycles [cycle] Total SMSP Elapsed Cycles [cycle]			Total L2 Elapsed Cycles [cycle] Total DRAM Elapsed Cycles [cycle]	1,462,512 2,576,384
SMs Workload Imbalance Est. Speedup: 5.68%	One or more SMs have a much higher number of active cycles than the average number of active cycles. above the average, while the minimum instance value is 6.57% below the average.	Addition	ally, other SMs have a much lower number of active cycles than the average number of active cycles. Maximum instance value is	s 6.65%
SMSPs Workload Imbalance Est. Speedup: 7.65%	One or more SMSPs have a much higher number of active cycles than the average number of active cy 9.25% above the average, while the minimum instance value is 8.88% below the average.	ycles. Ad	ditionally, other SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum instance	e value is
L1 Slices Workload Imbalan		e cycles.	Additionally, other L1 Slices have a much lower number of active cycles than the average number of active cycles. Maximum ins	stance 🕤
Est. Speedup: 5.68%	value is 6.65% above the average, while the minimum instance value is 6.57% below the average.			
➤ Source Counters  Source metrics, including branch eff	Sciency and sampled warn stall reasons. Were Stell Complies matrice and the limit of the limit o	rnel	ime. They indicate when warns were stalled and couldn't be calculated. Con the deconstruction for the city of the contract of	Only focus on
stalls if the schedulers fail to issue of Branch Instructions [inst]			ime. They indicate when warps were stalled and couldn't be scheduled. See the documentation for a description of all stall reaso  Branch Efficiency [%]	ons. Only focus on
Branch Instructions [inst] Branch Instructions Ratio [%]			Avg. Divergent Branches	0
Uncoalesced Global Access Est. Speedup: 49.76%	es This kernel has uncoalesced global accesses resulting in a total of 791096 excessive sectors (60% of Guide has additional information on reducing uncoalesced device memory accesses.	of the tot	al 1318500 sectors). Check the L2 Theoretical Sectors Global Excessive table for the primary source locations. The <b>CUDA Pro</b>	gramming
L2 Theoretical Sectors Global Excessive				
Location 0x75d88f25ff30 in CatArrayBatche	dCopy_aligned16_contig ₹		Value 197,774	Value (%)
0x75d88f25ff20 in CatArrayBatche			197,774	25

Result

Size

Time Cycles GPU

SM Frequency Process

Attributes

0