Current 380965x_cudnn_ampere_fp16_scudnn_fp16_128x64_relu_small_nn_v1 Summary Details Source Context Comments Raw Ses	ssion (2747, 1, 1)x(128, 1, 1) 3.39	9 ms 3,103,434 0 - Orin 914.54 Mhz [50] python3.10 🥮	, % Tools
▶ GPU Speed Of Light Throughput			GPU Throughput Chart 🔻 🖸
High-level overview of the throughput for compute and memory resources of the GPU. For each unit, the clearly identify the highest contributor. High-level overview of the utilization for compute and memory re		e of utilization with respect to the theoretical maximum. Breakdowns show the throughput for each individual chart.	dual sub-metric of Compute and Memory to
Compute (SM) Throughput [%]		4 Duration [ms]	3.39
Memory Throughput [%] L1/TEX Cache Throughput [%]		4 Elapsed Cycles [cycle] 4 SM Active Cycles [cycle]	3,103,434 3,085,837.12
L2 Cache Throughput [%]		SM Frequency [Mhz]	914.54
	npute Workload Analysis section to see what th	the compute pipelines are spending their time doing. Also, consider whether any computation is redundar	nt and could be reduced or moved
Roofline Analysis The ratio of peak float (fp32) to double (fp64) performance on this device is	is 64:1. The kernel achieved 46% of this device	e's fp32 peak performance and 0% of its fp64 peak performance. See the @Kernel Profiling Guide for mo	re details on roofline analysis.
▶ PM Sampling			Ω
Timeline view of PM metrics sampled periodically over the workload duration. Data is collected across a			
Maximum Sampling Interval [us] Maximum Buffer Size [Mbyte]		# Pass Groups Dropped Samples [sample]	256
▶ Compute Workload Analysis			ρ
Detailed analysis of the compute resources of the streaming multiprocessors (SM), including the achiev	ved instructions per clock (IPC) and the utiliza	ation of each available pipeline. Pipelines with very high utilization might limit the overall performance.	
Executed Ipc Elapsed [inst/cycle]		5 SM Busy [%]	74.20
Executed Ipc Active [inst/cycle] Issued Ipc Active [inst/cycle]	2.97 2.97	7 Issue Slots Busy [%] 7	74.20
Balanced FMA is the highest-utilized pipeline (47.4%) based on active cycles, taking into account.	ount the rates of its different instructions. It ex	executes 32-bit floating point (FADD, FMUL, FMAD,) and integer (IMUL, IMAD) operations. It is well-utilize	ed, but should not be a bottleneck.
		xeedites of the heating point (1765), 1 Mor, 1 Mino,, and integer (1165), mino, operations. It is men at inte	MONRO PROGRAMMO NA
▶ Memory Workload Analysis Detailed analysis of the memory resources of the GPLL Memory can become a limiting factor for the over	verall kernel performance when fully utilizing th	the involved hardware units (Mem Busy), exhausting the available communication bandwidth between the	Memory Chart Memory Chart Output Description of the control o
maximum throughput of issuing memory instructions (Mem Pipes Busy). Detailed chart of the memory			oc anto (Max bandwidth), or by reaching the
Mem Busy [%] Max Bandwidth [%]		4 L1/TEX Hit Rate [%] 5 L2 Hit Rate [%]	2.63 32.40
Mem Pipes Busy [%]	30.60	L2 Compression Success Rate [%]	0
L2 Compression Ratio) -	
⚠ Memory L2 Compression The optional metric dram_bytes_read.sum.pct_of_peak_sustained	l_elapsed could not be found. Collecting it as a	an additional metric could enable the rule to provide more guidance.	
DRAM Global Load Access Pattern	might not be optimal. On average, only 31.5 of Counters section for uncoalesced global loads.	of the 32 bytes transmitted per sector are utilized by each thread. This applies to the 68.6% of sectors mis s.	sed in L2. This could possibly be
▶ Scheduler Statistics			ρ
	ps that it can issue instructions for. The upper	er bound of warps in the pool (Theoretical Warps) is limited by the launch configuration. On every cycle each	
warps in the pool (Active Warps). Active warps that are not stalled (Eligible Warps) are ready to issue the skipped and no instruction is issued. Having many skipped issue slots indicates poor latency hiding.	eir next instruction. From the set of eligible wa	varps the scheduler selects a single warp from which to issue one or more instructions (Issued Warp). On	cycles with no eligible warps, the issue slot is
Active Warps Per Scheduler [warp]	3.97	7 No Eligible [%]	25.79
Eligible Warps Per Scheduler [warp] Issued Warp Per Scheduler	1.65 0.74	One or More Eligible [%]	74.21
▶ Warp State Statistics Analysis of the states in which all warps spent cycles during the kernel execution. The warp states described an execution of the states in which all warps spent cycles during the kernel execution.	cribe a warp's readiness or inability to issue its	s next instruction. The warp cycles per instruction define the latency between two consecutive instruction	ns. The higher the value, the more warp
	f cycles spent in that state per issued instruction	ion. Stalls are not always impacting the overall performance nor are they completely avoidable. Only focu	
Warp Cycles Per Issued Instruction [cycle]		4 Avg. Active Threads Per Warp	32
Warp Cycles Per Executed Instruction [cycle]	5.34	4 Avg. Not Predicated Off Threads Per Warp	31.37
▶ Instruction Statistics			Ω
Statistics of the executed low-level assembly instructions (SASS). The instruction mix provides insight i allows hiding latencies and enables parallel execution. Note that 'Instructions/Opcode' and 'Executed In		instructions. A narrow mix of instruction types implies a dependency on few instruction pipelines, while o diverge if cycles are spent in system calls.	thers remain unused. Using multiple pipelines
Executed Instructions [inst]		4 Avg. Executed Instructions Per Scheduler [inst]	2,289,624.50
Issued Instructions [inst]	73,270,031	1 Avg. Issued Instructions Per Scheduler [inst]	2,289,688.47
► NVLink Topology			Ω
NVLink Topology diagram shows logical NVLink connections with transmit/receive throughput.			
▶ NVLink Tables			Ω
Detailed tables with properties for each NVLink.			
► NUMA Affinity Non-uniform memory access (NUMA) affinities based on compute and memory distances for all GPUs.			Ω
► Launch Statistics Summary of the configuration used to launch the kernel. The launch configuration defines the size of the	ne kernel grid, the division of the grid into block	ks, and the GPU resources needed to execute the kernel. Choosing an efficient launch configuration maxi	mizes device utilization
Grid Size		Function Cache Configuration	CachePreferNone
Registers Per Thread [register/thread] Block Size		Static Shared Memory Per Block [Kbyte/block] B Dynamic Shared Memory Per Block [byte/block]	16.38 0
Threads [thread]	351,616	Driver Shared Memory Per Block [Kbyte/block]	1.02
Waves Per SM Uses Green Context		Shared Memory Configuration Size [Kbyte] # SMs [SM]	102.40 8
Occupancy Occupancy is the ratio of the number of active warps per multiprocessor to the maximum number of po	ossible active warns. Another way to view occu	cupancy is the percentage of the hardware's ability to process warps that is actively in use. Higher occupa	ncv does not always result in higher
performance, however, low occupancy always reduces the ability to hide latencies, resulting in overall per	performance degradation. Large discrepancies	s between the theoretical and the achieved occupancy during execution typically indicates highly imbalan	
Theoretical Occupancy [%] Theoretical Active Warps per SM [warp]		Block Limit Registers [block] Block Limit Shared Mem [block]	5
Achieved Occupancy [%]	33.04	4 Block Limit Warps [block]	12
Achieved Active Warps Per SM [warp]	15.86	6 Block Limit SM [block]	16
Est. Local Speedup: 66.67% The 4.00 theoretical warps per scheduler this kernel can issue ac	ccording to its occupancy are below the hardw	ware maximum of 12. This kernel's theoretical occupancy (33.3%) is limited by the number of required reg	isters.
▶ GPU and Memory Workload Distribution			Ω
Analysis of workload distribution in active cycles of SM, SMP, SMSP, L1 & L2 caches, and DRAM			
Average SM Active Cycles [cycle] Average L2 Active Cycles [cycle]		Average L1 Active Cycles [cycle] Average SMSP Active Cycles [cycle]	3,085,837.12 3,085,287.12
Total SM Elapsed Cycles [cycle]	24,741,240	Total L1 Elapsed Cycles [cycle]	24,741,240
Total L2 Elapsed Cycles [cycle]		Total SMSP Elapsed Cycles [cycle]	98,964,960
⚠ Workload Imbalance The optional metric dram_cycles_active.avg could not be found. Collect ———————————————————————————————————	rting it as an additional metric could enable the	ne rule to provide more guidance.	
▶ Source Counters			ρ
Source metrics, including branch efficiency and sampled warp stall reasons. Warp Stall Sampling metric stalls if the schedulers fail to issue every cycle.	cs are periodically sampled over the kernel run	intime. They indicate when warps were stalled and couldn't be scheduled. See the documentation for a de	scription of all stall reasons. Only focus on
Branch Instructions [inst]		Branch Efficiency [%]	100
Branch Instructions Ratio [%]		1 Avg. Divergent Branches	0
Lex Uncoalesced Global Accesses Est. Speedup: 0.71% This kernel has uncoalesced global accesses resulting in a tot Guide has additional information on reducing uncoalesced devices.		al 1527265 sectors). Check the L2 Theoretical Sectors Global Excessive table for the primary source locat	ions. The @ CUDA Programming
		toro Clobal Evenantus	
L2 Theoretical Sectors Global Excessive Location Value (%)			
0x20f3c9020 in _5x_cudnn_ampere_fp16_scudnn_fp16_128x64_relu_small_nn_v1 ₹		10,987	100
0x20f3cf010 in _5x_cudnn_ampere_fp16_scudnn_fp16_128x64_relu_small_nn_v1 7		0	0

Size

Time Cycles GPU SM Frequency Process

Result