

# I<sup>2</sup>C-Bus Interface Real-time Clock Module

# **RX-8025 SA/NB**

# **Preliminary**

- Features built-in 32.768 kHz quartz oscillator, frequency adjusted for high precision  $(\pm 5 \times 10^{-6} \text{ when Ta} = +25^{\circ}\text{C})$
- Supports I<sup>2</sup>C-Bus's high speed mode (400 kHz)
- Includes time (H/M/S) and calendar (YR/MO/DATE/DAY) counter functions (BCD code)
  - Select between 12-hr and 24-hr clock display
  - Auto calculation of leap years until 2099
- Built-in high-precision clock precision control logic
- CPU interrupt generation function (cycle time range: 1 month to 0.5 seconds, includes interrupt flags and interrupt stop function)
- Dual alarm functions (Alarm\_W: Day/Hour/Min, Alarm\_D: Hour/Min)
- 32.768 kHz clock output (CMOS output with control pin)
- Oscillation stop detection function (used to determine presence of internal data)
- Power supply voltage monitoring function (with selectable detection threshold)
- Wide clock voltage range: 1.15 V to 5.5 V
- Wide interface voltage range: 1.7 V to 5.5 V
- Low current consumption: 0.48 μA/3.0 V (Typ.)


# Overview

This module is an I<sup>2</sup>C bus interface-compliant real-time clock which includes a 32.768 kHz quartz oscillator that has been adjusted for high precision. In addition to providing a function for generating six types of interrupts, a dual alarm function, an oscillation stop detection function (used to determine presence of valid internal data at power-on), and a power supply voltage monitoring function, this module includes a digital clock precision adjustment function that can be used to set various levels of precision.

Since the internal oscillation circuit is driven at a constant voltage, 32.768 kHz clock output is stable and free of voltage fluctuation effects.


This implementation of multiple functions in one SMT package is ideal for applications ranging from cellular phones to PDAs and other small electronic devices.


2. Block Diagram



# 3. Description of Pins

# 3.1. Pin Layout





# 3.2. Pin Functions

I	This is the serial clock input pin for I <sup>2</sup> C communications. Data input and output across the SDA pin is synchronized with this pin's clock signal.
	Up to 5.5 V can be used for this input, regardless of the power supply voltage.
1/0	This pin's signal is used for input and output of address, data, and ACK bits, synchronized with the serial clock used for I <sup>2</sup> C communications.
1/0	The SDA pin is an N-ch open drain pin during output. Be sure to connect a suitable pull-up resistance relative to the signal line capacity.
0	This is the output pin for the 32.768 kHz clock signal with output control provided via the FOE pin.
O	When FOE = High, this pin outputs a 32.768 kHz clock (CMOS output). When FOE = Low or OPEN, clock output is stopped and the signal level is fixed low.
	This is an input pin used to control the output mode of the FOUT pin. Pull-down resistance is provided for this pin.
I	When this pin's level is high, a 32.768 kHz is output from the FOUT pin. When this pin's level is low or open, there is no output from the FOUT pin.
	Up to 5.5 V can be used for this input, regardless of the power supply voltage.
0	This interrupt output A pin is an N-ch open drain output. It outputs alarm interrupts (Alarm_D) and periodic interrupts.
0	This interrupt output B pin is an N-ch open drain output. It outputs alarm interrupts (Alarm_W).
_	This pin is used by the manufacturer for testing. Be sure to connect this pin to V <sub>DD</sub> .
_	This pin is connected to a positive power supply.
-	This pin is connected to a grounding terminal.
-	This pin is not connected to the internal IC. However, note with caution that the RX-8025NB's N.C. pins (pins 14 to 22) are interconnected via the internal frame.  Leave N.C. pins open or connect them to GND or VDD.

Note: Be sure to connect a bypass capacitor rated at least 0.1 µF between VDD and GND.



4. Absolute Maximum Ratings

GND = 0 V

Item	Symbol	Condition Rating		Unit
Supply voltage	VDD	Between VDD and GND	-0.3 to +6.5	V
Input voltage	Vı	SCL, SDA, FOE pins	GND-0.3 to +6.5	V
Output voltage	V01	SDA, /INTA, /INTB pins	GND-0.3 to +6.5	V
Output voitage	Output voltage Vo2 FOUT pin		GND-0.5 to VDD+0.3	V
Storage temperature	Тѕтс	When stored separately, without packaging	–55 to +125	°C

5. Operating Conditions

GND = 0 V

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Power voltage	Vdd	-	1.7	3.0	5.5	V
Clock voltage	Vclk	ŀ	1.15	3.0	5.5	V
Operating temperature	Topr	No condensation	-40	+25	+85	°C
Applied voltage when OFF	VPUP	SCL, SDA, /INTA, /INTB pins	-0.3		5.5	°C

6. Frequency Characteristics

GND=0 V

Item	Symbol	Condition	Rating	Unit
Frequency tolerance	Δf/f	Ta = +25°C VDD = 3.0 V	Rank AA : 5 ± 5 (*1)	× 10 <sup>-6</sup>
Frequency voltage characteristics	f/V	Ta = +25°C VDD = 2 V to 5 V	± 2 Max.	imes 10 <sup>-6</sup> / V
Frequency temperature characteristics	Тор	Ta = $-10^{\circ}$ C to +70°C, VDD = 3.0 V; +25 °C reference	+10 / –120	× 10 <sup>-6</sup>
Oscillation start up time	tsta	Ta = +25 °C VDD = 3 V	3 Max.	s
Aging	fa	Ta = +25 °C VDD=3.0 V; first year	± 5 Max.	$ imes$ 10 $^{-6}$ / year

<sup>\*1)</sup> Precision gap per month: 30 seconds (excluding offset value)

# 7. Electrical Characteristics

# 7.1. DC Electrical Characteristics

ma Pen

7.1.1. DC electrical characteristics (1) \* Unless otherwise specified, GND = 0 V, VDD = 3 V,  $Ta = -40 ^{\circ}\text{C}$  to +85  $^{\circ}\text{C}$ 

Item	Symbol	Condition		Min.	Тур.	Max.	Unit
Current consumption (1)	IDD1	fscl = 0Hz, FOE = GND /INTA, /INTB = VDD	VDD=5 V		T.B.D.	T.B.D.	μΑ
Current consumption (2)	IDD2	FOUT; output OFF (low when OFF)	VDD=3 V		0.48	1.20	μΛ
Current consumption (3)	IDD3	fscl = 0Hz /INTA, /INTB, FOE = VDD	VDD=5 V		T.B.D.	T.B.D.	μΑ
Current consumption (4)	IDD4	FOUT; 32.768 kHz output ON, CL= 0 pF	VDD=3 V		T.B.D.	T.B.D.	μΛ
Current consumption (5)	IDD5	fscl = 0Hz /INTA, /INTB, FOE = VDD	VDD=5 V		T.B.D.	T.B.D.	μΑ
Current consumption (6)	IDD6	FOUT; 32.768 kHz output ON, CL= 30 pF	VDD=3 V		T.B.D.	T.B.D.	μΛ
High-level input voltage	ViH	SCL, SDA, FOE pins		$0.8 \times V_{DD}$		5.5	V
Low-level input voltage	VIL	OCE, ODA, I OE pillo		GND - 0.3		$0.2 \times V_{DD}$	V
High-level input current	Іон	FOUT pin, VoH = VDD – 0.5 V				-0.5	mA
Low-level input	IOL1	FOUT pin, Vol = 0.4 V		0.5			mA
current	IOL2	/INTA and /INTB pins, VoL = 0.4 V		1.0			mA
	IOL3	SDA pin, Vol = 0.4 V		4.0			mA
Input leakage	lı∟	SCL pin, V <sub>I</sub> = 5.5 V or GND, V <sub>DD</sub> = 5.9	5 V	-1		1	μΑ

7.1.2. DC electrical characteristics (2) \* Unless otherwise specified, GND = 0 V,  $V_{DD}$  = 3 V,  $T_{a}$  = -40 °C to +85 °C


	Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Input curre resistance	ent with pull-down	down IFOE FOE pin, VI = 5.5 V			0.3	1.0	μΑ
Output cui	Output current when OFF IOZ SDA, /INTA, and /INTB pins Vo = 5.5 V or GND, VDD = 5.5 V		SDA, /INTA, and /INTB pins Vo = 5.5 V or GND, VDD = 5.5 V	-1		1	μΑ
Power supply	High-voltage mode	VDETH	V <sub>DD</sub> pin, Ta = −30 to +70 °C	1.90	2.10	2.30	V
detection voltage	Low-voltage mode	VDETL	V <sub>DD</sub> pin, Ta = −30 to +70 °C	1.15	1.30	1.45	V

# 7.2. AC Electrical Characteristics

\* Unless otherwise specified: GND = 0 V, VDD = 1.7 V to 5.5 V, Ta = -40 °C to +85 °C

\* Input conditions:  $V_{IH} = 0.8 \times V_{DD}$ ,  $V_{IL} = 0.2 \times V_{DD}$ ,  $V_{OH} = 0.8 \times V_{DD}$ ,  $V_{OL} = 0.2 \times V_{DD}$ 

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
SCL clock frequency	fscl				400	kHz
START condition set-up time	tsu;sta		0.6			μs
START condition hold time	thd;sta		0.6			μs
Data set-up time	tsu;dat		200			ns
Data hold time	thd;dat		0			ns
STOP condition setup time	tsu;sto		0.6			μs
Bus idle time between a START and STOP condition	tBUF		1.3			μs
When SCL = "L"	tLOW		1.3			μs
When SCL = "H"	thigh		0.6			μS
Rise time for SCL and SDA	tr				0.3	μS
Fall time for SCL and SDA	tf	_			0.3	μs
Allowable spike time on bus	tsp				50	ns



Caution: When accessing this device, all communication from transmitting a START condition to transmitting a STOP condition after access should be completed within 0.5 seconds.

If such communication requires 0.5 to 1.0 second or longer, the I<sup>2</sup>C bus interface is reset by the internal bus timeout function.

# 8. Functional descriptions

### 8.1. Overview of Functions

#### 1) Clock functions

These functions enable setting, timing, and display of data including the year (last two digits), month, date, day, hour, minute, and second. Any (two-digit) year that is a multiple of 4 is treated as a leap year and calculated automatically as such until the year 2099.

\* For details, see "8.2. Description of Registers".

# 2) Clock precision adjustment function

The clock precision can be adjusted forward or back in units of  $\pm 3.05 \times 10^{-6}$ . This function can be used to implement a higher-precision clock function, such as by:

- Enabling higher clock precision throughout the year by taking seasonal clock precision adjustments into account in advance, or
- Enabling correction of temperature-related clock precision variation in systems that include a temperature detection function.

Note: Only the clock precision can be adjusted. The adjustments have no effect on the 32.768 kHz output from the FOUT pin.

\* For details, see "8.3. Clock Precision Adjustment Function".

# 3) Periodic interrupt function

In addition to the alarm function, Periodic interrupts can be output via the /INTA pin.

Select among five Periodic frequency settings: 2 Hz, 1 Hz, 1/60 Hz, hourly, or monthly.

Select among two output waveforms for periodic interrupts: an ordinary pulse waveform (2 Hz or 1 Hz) or a waveform (every second, minute, hour, or month) for CPU-level interrupts that can support CPU interrupts.

A polling function is also provided to enable monitoring of pin states via registers.

\* For details, see "8.4. Periodic Interrupt Function".

# 4) Alarm functions

This module is equipped with two alarm functions (Alarm W and Alarm D) that output interrupt signals to the host at preset times. The Alarm W function can be used for day, hour, and minute-based alarm settings, and it outputs interrupt signals via the /INTB pin. Multiple day settings can be selected (such as Monday, Wednesday, Friday, Saturday, and Sunday). The Alarm D function can be used only for hour or minute-based settings, and it outputs interrupt signals via the /INTA pin.

A polling function is also provided to enable checking of each alarm mode by the host.

\* For details on the Alarm W function, see "8.5. Alarm W function" and for the Alarm D function, see "8.6. Alarm D Function".

# 5) Oscillation stop detection function, power drop detection function (voltage monitoring function), and power-on reset detection function

The oscillation stop detection function uses registers to record when oscillation has stopped.

The power drop detection function (supply voltage monitoring function) uses registers to record when the supply voltage drops below a specified voltage threshold value. Use registers to specify either of two voltage threshold values: 2.1 V or 1.3 V. Voltage sampling is performed once per second in consideration of the module's low current consumption.

While the oscillation stop detection function is useful for determining when clock data has become invalid, the supply voltage monitoring function is useful for determining whether or not the clock data is able to become invalid. The supply voltage monitoring function can also be used to monitor a battery's supply voltage.

When these functions are utilized in combination with the power-on reset detection function, they are useful for determining whether clock data is valid or invalid when checking for power-on from 0 V or for back-up.

\* For details, see "8.7. Detection Functions".

# 6) Interface with CPU

Data is read and written via the I<sup>2</sup>C bus interface using two signal lines: SCL (clock) and SDA (data). Since neither SCL nor SDA includes a protective diode on the VDD side, a data interface between hosts with differing supply voltages can still be implemented by adding pull-up resistors to the circuit board.

The SCL's maximum clock frequency is 400 kHz (when  $VDD \ge 1.7 \text{ V}$ ), which supports the  $I^2C$  bus's high-speed mode. \* For further description of data read/write operations, see "8.8. Reading/Writing Data via the  $I^2C$  Bus Interface".

# 7) 32.768 kHz clock output

The 32.768 kHz clock (with precision equal to that of the built-in quartz oscillator) can be output via the FOUT pin. The FOUT pin is a CMOS pin which can be set for clock output when the FOE pin is at high level and for low-level output when the FOE pin is at low level or is left open.

Note: The precision of this 32.768 kHz clock output via the FOUT pin cannot be adjusted (even when using the clock precision adjustment function).



# 8.2. Description of Registers

# 8.2.1. Register table

Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
0	Seconds	*5 O	S40	S20	S10	S8	S4	S2	S1
1	Minutes	0	M40	M20	M10	M8	M4	M2	M1
2	Hours	0	0	H20 P, /A	H10	Н8	H4	H2	H1
3	Days	0	0	0	0	0	W4	W2	W1
4	Days	0	0	D20	D10	D8	D4	D2	D1
5	Months	0 *4	0	0	MO10	MO8	MO4	MO2	MO1
6	Years	Y80	Y40	Y20	Y10	Y8	Y4	Y2	Y1
7	Digital Offset	*4 0	F6	F5	F4	F3	F2	F1	F0
8	Alarm_W ; Minute	0	WM40	WM20	WM10	WM8	WM4	WM2	WM1
9	Alarm_W ; Hour	0	0	WH20 WP, /A	WH10	WH8	WH4	WH2	WH1
А	Alarm_W ; Day	0	WW6	WW5	WW4	WW3	WW2	WW1	WW0
В	Alarm_D ; Minute	0	DM40	DM20	DM10	DM8	DM4	DM2	DM1
С	Alarm_D ; Hour	0	0	DH20 DP, /A	DH10	DH8	DH4	DH2	DH1
D	Reserved *3	Reserved *3							
Е	*1 Control 1	WALE	DALE	/12 , 24	*6 •	TEST *2	CT2	CT1	СТ0
F	*1 Control 2	VDSL	VDET	/XST	*1 PON	*6	CTFG	WAFG	DAFG

#### Caution points:

\*1. The PON bit is a power-on reset flag bit.

The PON bit is set to "1" when a reset occurs, such as during the initial power-up or when recovering from a supply voltage drop. At the same time, all bits in the Control 1 and Control 2 registers except for the PON and / XST bits are reset to "0".

Note: At this point, all other register values are undefined, so be sure to perform a reset before using the module. Also, be sure to avoid entering incorrect date and time data, as clock operations are not guaranteed when the time data is incorrect.

- \*2. The TEST bit is used by the manufacturer for testing. Be sure to set "0" for this bit.
- \*3. Address D (a reserved register) is used for the manufacturer's settings. Do not read from or write to this register.
- \*4. All bits marked with a " 0" in the above table should be set as "0". Their value when read will be "0".
- \*5. All bits marked with "O" are read-only bits. Their value when read is always "0".
- \*6. Bits marked with "•" are RAM bits that can contain any value and are read/write-accessible. However, these bits are cleared to zero when the PON bit value is "1".



#### 8.2.2. Control register 1 (Reg E)

Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
Е	Control 1	WALE	DALE	/12 , 24	•	TEST	CT2	CT1	CT0
	(Default)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)

<sup>\*)</sup> The default value is the value that is read (or is set internally) after the PON bit has been set to "1," such as after powering up from 0 V or recovering from a supply voltage drop.

#### 1) WALE bit

This bit is used to set up the Alarm W function (to generate alarms matching day, hour, or minute settings).

WALE	Data	Description	
	0	Alarm_W, match comparison operation invalid	* Default
Write / Read	1	Alarm_W, match comparison operation valid (/INTB = "L" when match occurs)	

<sup>\*</sup> For details, see "8.5. Alarm W Function".

#### 2) DALE bit

This bit is used to set up the Alarm D function (to generate alarms matching hour or minute settings).

DALE	Data	Description	
	0	Alarm_D, match comparison operation invalid	* Default
Write / Read	1	Alarm_D, match comparison operation valid (/INTA = "L" when match occurs)	

<sup>\*</sup> For details, see "8.6. Alarm D Function".

#### 3) /12,24 bit

This bit is used to select between 12-hour clock operation and 24-hour clock operation.

/12,24	Data	Description	
Write / Read	0	12-hour clock	* Default
Wille / Reau	1	24-hour clock	

<sup>\*</sup> Be sure to select between 12-hour and 24-hour clock operation before writing the time data.

# 4) '•' bit

This is a read/write-accessible RAM bit that contains any (arbitrary) data. However, this bit is cleared to zero when the PON bit value is "1".

# 5) TEST bit

This bit is used by the manufacturer for testing. Be sure to write "0" to this bit.

Be careful to avoid writing a "1" to this bit when writing to other bits.

TEST	Data	Description	
Write / Read	0	Normal operation mode	* Default
vviile / Neau	1	Setting prohibited (manufacturer's test mode)	

### 6) CT2, CT1, and CT0 bits

These bits are used to set up the operation of the periodic interrupt function that uses the /INTA pin.

CT2	CT1	CT0		/INTA pin's out	out setting
CIZ	CII	CIU	Waveform mode		Cycle/Fall timing
0	0	0	_	/INTA = Hi-Z (= OF	F) * Default
0	0	1	_	/INTA = Fixed low	
0	1	0	Pulse mode *1)	2 Hz	(50% duty)
0	1	1	Pulse mode *1)	1 Hz	(50% duty)
1	0	0	Level mode *2)	Once per second	(Synchronous with per-second count-up)
1	0	1	Level mode *2)	Once per minute	(Occurs when seconds reach ":00")
1	1	0	Level mode *2)	Once per hour	(Occurs when minutes and seconds reach "00:00")
1	1	1	Level mode *2)	Once per month	(Occurs at 00:00:00 on first day of month)

<sup>\*</sup> For details, see "8.4. Periodic Interrupt".



<sup>\*</sup> See also "3) Hour counter" in section 8.2.4.

**RX-8025 SA/NB** 

#### 8.2.3. Control register 2 (Reg F)

Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
F	Control 2	VDSL	VDET	/ XST	PON	•	CTFG	WAFG	DAFG
	(Default)	(0)	(0)	(–)	(1)	(0)	(0)	(0)	(0)

<sup>\*1)</sup> The default value is the value that is read (or is set internally) after the PON bit has been set to "1," such as after powering up from 0 V or recovering from a supply voltage drop. \*2) ""–" indicates undefined status.

# 1) VDSL bit

This bit is used to set the power drop detection function's threshold voltage value.

VDSL	Data	Description			
Write / Read	0	O Sets 2.1 V as the power drop detection function's threshold voltage value			
Wille / Read	1	Sets 1.3 V as the power drop detection function's threshold voltage value			

<sup>\*</sup> For details, see "8.7. Detection Functions".

#### 2) VDET bit

This bit indicates the power drop detection function's detection results.

VDET = "1" once a power voltage drop has occurred

VDET	Data	Description	
Write	0	Clears the VDET bit to zero, restarts the power drop detection operation and sets up for next power drop detection operation	* Default
vviite	1	Setting prohibited (do not set this bit value, even though it has no effect)	
Read	0	Power drop was not detected	* Default
Reau	1	Power drop was detected (result is that bit value is held until cleared to zero)	

<sup>\*</sup> For details, see "8.7. Detection Functions".

#### 3) / XST bit

This bit indicates the oscillation stop detection function's detection results.

If a "1" has already been written to this bit, it is cleared to zero when stopping of internal oscillation is detected.

i nas ancady b	CCII WIILLCII	to this bit, it is cleared to zero when stopping of internal oscillation is detected.
/ XST	Data	Description
Write	0	Setting prohibited (do not set this bit value, even though it has no effect)
vviite	1	Sets the oscillation stop detection function as use-enabled and sets up for next detection operation
Read	0	Oscillation stop was detected (result is that bit value is held until a "1" is written)
Neau	1	Oscillation stop was not detected

<sup>\*</sup> For details, see "8.7. Detection Functions".

This bit indicates the power-on reset detection function's detection results.

The PON bit is set (= 1) when the internal power-on reset function operates.

. 011 211 10 001	.,	antonia pono en rocot anotion operatori				
PON	Data	Description				
Write	0	Clears the PON bit to zero and sets up next detection operation				
Write	1	Setting prohibited (do not set this bit value, even though it has no effect)				
Read	0	Power-on reset was not detected				
Reau	1	Power-on reset was detected (result is that bit value is held until cleared to zero)	* Default			

<sup>\*</sup> When PON = "1" all bits in the Clock Precision Adjustment register and in the Control 1 and Control 2 registers (except for the PON and / XST bits) are reset to "0". This also causes output from /INTA and /INTB pin to be stopped (= Hi-Z).



<sup>\*</sup> For details, see "8.7. Detection Functions".

# 5) '•' bit

Bits marked with "•" are RAM bits that can contain any value and are read/write-accessible. However, these bits are cleared to zero when the PON bit value is "1".

#### 6) CTFG bit

During a read operation, this bit indicates the /INTA pin's periodic interrupt output status. This status can be set as OFF by writing a "0" to this bit when /INTA = " L".

CTFG	Data	Description	
M/ */	0	A "0" can be written only when the periodic interrupt is in level mode, at which time the /INTA pin is set to OFF (Hi-z) status. (Only when Alarm_D does not match)	* Default
Write		* After a "0" is written, the value still becomes "1" again at the next cycle.	
	1	Setting prohibited (do not set this bit value, even though it has no effect)	
Read	0	Periodic interrupt output OFF status; /INTA = OFF (Hi-z)	* Default
Neau	1	Periodic interrupt output ON status; /INTA = "L"	

<sup>\*</sup> For details, see "8.4. Periodic Interrupt Function".

# 7) WAFG bit

This bit is valid only when the WALE bit value is "1". The WAFG bit value becomes "1" when Alarm W has occurred.

The /INTB = "L" status that is set at this time can be set to OFF by writing a "0" to this bit.

WAFG	Data	Description	
Write	0	/INTB pin = OFF (Hi-z)	* Default
vviite	1	Setting prohibited (do not set this bit value, even though it has no effect)	
Read	0	Alarm_W time setting does not match current time (This bit's value is always "0" when the WALE bit's setting is "0")	* Default
Neau	1	Alarm_W setting matches current time (Result is that bit value is held until cleared to zero)	

<sup>\*</sup> For details, see "8.5. Alarm W Function".

#### 8) DAFG bit

This bit is valid only when the DALE bit value is "1". The DAFG bit value becomes "1" when Alarm D has occurred.

The /INTA = "L" status that is set at this time can be set to OFF by writing a "0" to this bit.

DAFG	Data	Description	
Write	0	/INTA pin = OFF (Hi-z) (but only when the periodic interrupt output status is OFF)	* Default
vviite	1	Setting prohibited (do not set this bit value, even though it has no effect)	
Read	0	Alarm_D time setting does not match current time (This bit's value is always "0" when the DALE bit's setting is "0")	* Default
Reau	1	Alarm_D time setting matches current time (result is that bit value is held until cleared to zero)	

<sup>\*</sup> For details, see "8.6. Alarm D function".

#### 8.2.4. Time counter (Reg 0 to 2)

Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
0	Seconds	0	S40	S20	S10	S8	S4	S2	S1
1	Minutes	0	M40	M20	M10	M8	M4	M2	M1
2	Hours	0	0	H20 P, /A	H10	Н8	H4	H2	H1

<sup>\*) &</sup>quot;

"indicates write-protected bits. A zero is always read from these bits.

- The time counter counts seconds, minutes, and hours.
- The data format is BCD format (except during 12-hour display mode). For example, when the "seconds" register value is "0101 1001" it indicates 59 seconds.
- \* Note with caution that writing non-existent time data may interfere with normal operation of the time counter.

#### 1) Second counter

Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
0	Seconds	0	S40	S20	S10	S8	S4	S2	S1

- This second counter counts from "00" to "01," "02," and up to 59 seconds, after which it starts again from 00 seconds.
- When a value is written to the second counter, the internal counter is also reset to zero in less than one second.

# 2) Minute counter

Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
1	Minutes	0	M40	M20	M10	M8	M4	M2	M1

• This minute counter counts from "00" to "01," "02," and up to 59 minutes, after which it starts again from 00 minutes.

#### 3) Hour counter

Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
2	Hours	0	0	H20 P , /A	H10	Н8	H4	H2	H1

- The hour counter counts hours, and its clock mode differs according to the value of its /12,24 bit.
- During 24-hour clock operation, bit 5 functions as H20 (two-digit hour display). During 12-hour clock operation, bit 5 functions as an AM/PM indicator ("0" indicates AM and "1" indicates PM).

/12,24 bit	Description		Hours register 12-hour clock		
_	12-hour	24-hour clock	12-hour clock	24-hour clock	12-hour clock 32 ( PM 12 )
0	clock	01	01 ( AM 01 )	13	21 ( PM 01 )
		02 03	02 ( AM 02 ) 03 ( AM 03 )	14 15	22 ( PM 02 ) 23 ( PM 03 )
		04	04 ( AM 04 )	16	24 ( PM 04 )
		05	05 ( AM 05 )	17	25 ( PM 05 )
		06	06 ( AM 06 )	18	26 ( PM 06 )
		07	07 ( AM 07 )	19	27 ( PM 07 )
1	24-hour	08	08 ( AM 08 )	20	28 ( PM 08 )
l I	clock	09	09 ( AM 09 )	21	29 ( PM 09 )
		10	10 ( AM 10 )	22	30 ( PM 10 )
		11	11 ( AM 11 )	23	31 ( PM 11 )



#### 8.2.5. Day counter (Reg 3)

Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
3	Days	0	0	0	0	0	W4	W2	W1

<sup>\*) &</sup>quot;

" indicates write-protected bits. A zero is always read from these bits.

- The day counter is a divide-by-7 counter that counts from 00 to 01 and up 06 before starting again from 01.
- The correspondence between days and count values is shown below.

Days	W4	W2	W1	Day	Remark
	0	0	0	Sunday	00 h
	0	0	1	Monday	01 h
	0	1	0	Tuesday	02 h
Write / Read	0	1	1	Wednesday	03 h
	1	0	0	Thursday	04 h
	1	0	1	Friday	05 h
	1	1	0	Saturday	06 h
Write prohibit	1	1	1	_	Do not enter a setting for this bit.

#### 8.2.6. Calendar counter (Reg 4 to 6)

Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
4	Days	0	0	D20	D10	D8	D4	D2	D1
5	Months	0	0	0	MO10	MO8	MO4	MO2	MO1
6	Years	Y80	Y40	Y20	Y10	Y8	Y4	Y2	Y1

<sup>\*1)</sup> Be sure to set a "0" for any bit whose value is shown above as "0". A zero is returned when any of these bits is read.

- The auto calendar function updates all dates, months, and years from January 1, f2001 to December 31, 2099.
- The data format is BCD format. For example, a date register value of "0011 0001" indicates the 31st.
- \* Note with caution that writing non-existent date data may interfere with normal operation of the calendar counter.

#### 1) Date counter

I	Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
I	4	Days	0	0	D20	D10	D8	D4	D2	D1

- The updating of dates by the date counter varies according to the month setting.
- \* A leap year is set whenever the year value is a multiple of four (such as 04, 08, 12, 88, 92, or 96).

Days	Month	Date update pattern
	1, 3, 5, 7, 8, 10, or 12	01, 02, 03 to 30, 31, 01
Write / Read	4, 6, 9, or 11	01, 02, 03 to 30, 01, 02
vviile / ixeau	February in leap year	01, 02, 03 to 28, 29, 01
	February in normal year	01, 02, 03 to 28, 01, 02

### 2) Month counter

Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1 bit	0
5	Months	0	0	0	MO10	MO8	MO4	MO2 MO	<b>D1</b>

- The month counter counts from 01 (January), 02 (February), and up to 12 (December), then starts again at 01 (January).
- \* Be sure to set a "0" for any bit whose value is shown above as "0". A zero is returned when any of these bits is read.

# 3) Year counter

Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
6	Years	Y80	Y40	Y20	Y10	Y8	Y4	Y2	Y1

- The year counter counts from 00, 01, 02 and up to 99, then starts again at 00.
- \* In any year that is a multiple of four (04, 08, 12, 88, 92, 96, etc.), the dates in February are counted from 01, 02, 03 and up to 29 before starting again at 01.



<sup>\*2) &</sup>quot;"□" indicates write-protected bits. A zero is always read from these bits.

#### 8.2.7. Clock precision adjustment register (Reg 7)

Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
7	Digital Offset	0	F6	F5	F4	F3	F2	F1	F0
	(Default)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)

<sup>\*) &#</sup>x27;Be sure to set a "0" for any bit whose value is shown above as "0". A zero is returned when any of these bits is read.

- The binary encoded settings in the seven bits from F6 to F0 are used to set the precision of the clock generated from the 32768-Hz internal oscillator up to  $\pm 189 \times 10^{-6}$  in the forward (ahead) or reverse (behind) direction, in units of  $\pm 3.05 \times 10^{-6}$ . (Only the clock precision can be adjusted. The 32.768 kHz output from the FOUT pin is not affected.)
- When not using this function, be sure to set "0" for bits F6 to F0.

#### 8.2.8. Alarm\_W register (Reg 8 to A)

Addre	ess	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
8		Alarm_W ; Minute	0	WM40	WM20	WM10	WM8	WM4	WM2	WM1
9		Alarm_W ; Hour	0	0	WH20 WP , /A	WH10	WH8	WH4	WH2	WH1
А		Alarm_W ; Day	0	WW6	WW5	WW4	WW3	WW2	WW1	WW0

<sup>\* &</sup>quot;

" indicates write-protected bits. A zero is always read from these bits.

- The Alarm W function is used, along with the WALE and WAFG bits, to set alarms for specified day, hour, and minute values.
- When the Alarm\_W setting matches the current time, /INTB pin is set to "L" and the WALE bit is set to "1". Note: If the current date/time is used as the Alarm\_W setting, the alarm will not occur until the counter counts up to the current date/time (i.e., an alarm will occur next time, not immediately).
- During 24-hour clock operation, the "Alarm\_W; Hours" register's bit 5 (WH20, WP, /A) functions as WH20 (two-digit hour display), and during 12-hour clock operation it functions as an AM/PM indicator.
- When the Alarm W function's day values (WW6 to WW0) are all "0" Alarm W does not occur.

### 8.2.9. Alarm\_ D register (Reg B and C)

Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
В	Alarm_D ; Minute	0	DM40	DM20	DM10	DM8	DM4	DM2	DM1
С	Alarm_D ; Hour	0	0	DH20 DP , /A	DH10	DH8	DH4	DH2	DH1

<sup>\* &</sup>quot;□" indicates write-protected bits. A zero is always read from these bits.

- The Alarm D function is used, along with the DALE and DAFG bits, to set alarms for specified hour and minute values.
- When the Alarm\_D setting matches the current time, /INTA pin is set to "L" and the DALE bit is set to "1".

  Note: If the current time is used as the Alarm\_D setting, the alarm will not occur until the counter counts up to the current time (i.e., an alarm will occur next time, not immediately).
- During 24-hour clock operation, the "Alarm\_D; Hours" register's bit 5 (DH20, DP, /A) functions as DH20 (two-digit hour display), and during 12-hour clock operation it functions as an AM/PM indicator.

<sup>\*</sup> For details, see "8.3. Clock Precision Adjustment Function".

<sup>\*</sup> For details, see "8.5. Alarm W Function".

<sup>\*</sup> For details, see "8.6. Alarm D Function".

# 8.3. Clock Precision Adjustment Function

The clock precision can be set ahead or behind.

This function can be used to implement a higher-precision clock function, such as by:

- Enabling higher clock precision throughout the year by taking seasonal clock precision adjustments into account in advance, or
- Enabling correction of temperature-related clock precision variation in systems that include a temperature detection function.
- \* Note: Only the clock precision can be adjusted. The adjustments have no effect on the 32.768 kHz output from the FOUT pin.

# 8.3.1. Related register

Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
7	Digital Offset	0	F6	F5	F4	F3	F2	F1	F0
	(Default)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)

<sup>\*)</sup> Be sure to set a "0" for any bit whose value is shown above as "0". A zero is returned when any of these bits is read.

- The binary encoded settings in the seven bits from F6 to F0 are used to set the precision of the clock generated from the 32768-Hz internal oscillator up to  $\pm 189.1 \times 10^{-6}$  in the forward (ahead) or reverse (behind) direction, in units of  $\pm 3.05 \times 10^{-6}$ .
- \*1) When not using this function, be sure to set "0" for bits F6 to F0.
- \*2) This function operates every twenty seconds (at 00 seconds, 20 seconds, and 40 seconds within each minute), which changes the cycle of the periodic interrupts that occur via this timing. (See "8.4. Periodic Interrupt Function".)

#### 8.3.2. Adjustment capacity

1) Adjustment range and resolution

Adjustment range	Adjustment resolution	Internal timing of adjustment
−189.1 x 10 <sup>-6</sup> to +189.1 x 10 <sup>-6</sup>	± 3.05 x 10 <sup>-6</sup>	Once every 20 seconds (at "00", "20" and "40" seconds)

2) Adjustment amount and adjustment value

Adjustment amount	Adjustment data	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
(× 10 <sup>-6</sup> )	Decimal / Hexadecimal	0	F6	F5	F4	F3	F2	F1	F0
-189.10	+63 / 3F h	0	0	1	1	1	1	1	1
-186.05	+62 / 3E h	0	0	1	1	1	1	1	0
-183.00	+61 / 3D h	0	0	1	1	1	1	0	1
:	:					•			
-9.15	+4 / 04	0	0	0	0	0	1	0	0
-6.10	+3 /03	0	0	0	0	0	0	1	1
-3.05	+2 / 02 h	0	0	0	0	0	0	1	0
OFF	1 / 01 h	0	0	0	0	0	0	0	1
OFF	0 / 00 h	0	0	0	0	0	0	0	0
+3.05	_1 / 7F h	0	1	1	1	1	1	1	1
+6.10	−2 / 7E h	0	1	1	1	1	1	1	0
+9.15	−3 / 7D h	0	1	1	1	1	1	0	1
:	:					•			
+183.00	–60 / 44 h	0	1	0	0	0	1	0	0
+186.05	–61 / 43 h	0	1	0	0	0	0	1	1
+189.10	–62 / 42 h	0	1	0	0	0	0	1	0
OFF	–63 / 41 h	0	1	0	0	0	0	0	1
OFF	–64 / 40 h	0	1	0	0	0	0	0	0



#### 8.3.3. Adjustment examples

#### Example 1) Setting time forward

Objective) To adjust (advance) the clock precision when FOUT clock output is 32767.7 Hz

(1) Determine the current amount of variance

32767.7 Hz 
$$\rightarrow$$
 (32767.7  $-$  32768) / 32768  $*$  [ 32768 ] = Reference values  $\rightarrow$   $-9.16~\times~10^{-6}$ 

(2) Calculate the optimum adjustment data (decimal value) relative to the current variance.

Adjustment data = variance / adjustment resolution = 
$$-9.16$$
 /  $3.05$   $\approx -3$  (decimal values are rounded down from 4 and up from 5)

\* For adjusting forward from a retarded variance, this formula can be corrected using reciprocal numbers, but since this product inverts the +/- attributes, this formula can be used as it is.

(3) Calculate the setting adjustment data (hexadecimal)

To calculate the setting adjustment data while taking 7-bit binary encoding into account, subtract the adjustment data (decimal) from 128 (80h).

Setting adjustment data = 
$$128 - 3 = 125$$
 (decimal)  
=  $80h - 03h = 7Dh$  (hexadecimal)

#### Example 2) Setting time backward

Objective) To adjust (set back) the clock precision when FOUT clock output is 32768.3 Hz

(1) Determine the current amount of variance

32768.3 Hz 
$$\rightarrow$$
 (32768.3  $-$  32768) / 32768  $*$  [ 32768 ] = reference values  $\rightarrow$  +9.16  $\times$  10  $^{-6}$ 

(2) Calculate the optimum adjustment data (decimal value) relative to the current variance.

```
Adjustment data = (variance / adjustment resolution) + 1 = (+9.16 / 3.05) + 1 * Add 1 since reference value is 01h \approx +4 (decimal values are rounded down from 4 and up from 5)
```

\* For adjusting backward from an advanced variance, this formula can be corrected using reciprocal numbers, but since this product inverts the +/- attributes, this formula can be used as it is.

(3) Calculate the setting adjustment data (hexadecimal)

The value "4" can be used in hexadecimal as it is (04h).

Setting adjustment data = 04 h (hexadecimal)

# 8.4. Periodic Interrupt Function

Periodic interrupt output can be obtained via the /INTA pin.

Select among five periodic-cycle settings: 2 Hz (once per 0.5 seconds), 1 Hz (once per second), 1/60 Hz (once per minute), 1/3600 Hz (once per hour), or monthly (on the 1<sup>st</sup> of each month).

Select between two output waveforms for periodic interrupts: an ordinary pulse waveform (2 Hz or 1 Hz) or a

Select between two output waveforms for periodic interrupts: an ordinary pulse waveform (2 Hz or 1 Hz) or a waveform (every second, minute, hour, or month) for CPU-level interrupts that can support CPU interrupts. A polling function is also provided to enable monitoring of pin states via registers.

# 8.4.1. Related registers

Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
E	Control 1	WALE	DALE	/12 , 24	•	TEST	CT2	CT1	CT0
	(Default)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)
F	Control 2	VDSL	VDET	/ XST	PON	•	CTFG	WAFG	DAFG
	(Default)	(0)	(0)	(–)	(1)	(0)	(0)	(0)	(0)

<sup>\*1)</sup> The default value is the value that is read (or is set internally) after the PON bit has been set to "1," such as after powering up from 0 V or recovering from a supply voltage drop.

# 1) CTFG bit

During a read operation, this bit indicates the /INTA pin's periodic interrupt output status.

This status can be set as OFF by writing a "0" to this bit when /INTA = " L". .

		Withing a cotto time bit when his to the	
CTFG	Data	Description	
Write	0	A "0" can be written only when the periodic interrupt is in level mode, at which time the /INTA pin is set to OFF (Hi-z) status. (Only when Alarm_D does not match)  * After a "0" is written, the value still becomes "1" again at the next cycle.	* Default
	1	Setting prohibited (do not set this bit value, even though it has no effect)	
Read	0	periodic interrupt output OFF status; /INTA = OFF (Hi-z)	* Default
Read	1	Periodic interrupt output ON status; /INTA = "L"	

# 2) CT2, CT1, CT0 bit

Combinations of these three bits are used to change the /INTA pin's output status.

Dillation	0 01 1110	)	bite are acea to criange	the /ii t i / t pii i o o	atput otatuo.
CT2	CT1	СТО		/INTA pin's o	output setting
CIZ	CII	CIU	Waveform mode		Cycle / Fall timing
0	0	0	_	/INTA = Hi-z (= 0	OFF) * Default
0	0	1	_	/INTA = Fixed lo	W
0	1	0	Pulse mode *1)	2 Hz	(50% duty)
0	1	1	Pulse mode *1)	1 Hz	(50% duty)
1	0	0	Level mode *2)	Once per second	(Synchronous with per-second count-up)
1	0	1	Level mode *2)	Once per minute	(Occurs when seconds reach ":00")
1	1	0	Level mode *2)	Once per hour	(Occurs when minutes and seconds reach "00:00")
1	1	1	Level mode *2)	Once per month	(Occurs at 00:00:00 on first day of month)

<sup>\*</sup> The /INTA pin goes low ("L") when the Alarm\_D function operates, but you can prevent that effect by setting "0" for CT2, CT1, and CT0 to stop this function.



<sup>\*2) &</sup>quot;-" indicates undefined status.


<sup>\*</sup> See the next page's description of pulse mode/level mode waveforms.

#### 8.4.2. Mode-specific output waveforms

#### \*1) Pulse mode

A 2-Hz or 1-Hz clock pulse is output.

The relation between the clock pulse and the count operation is shown below.



- Note 1: As is shown in the above diagram, the seconds register's count up operation occurs approximately 92 µs after the falling edge of the /INTA output. Therefore, if the clock's value is read immediately after the output's falling edge, the read clock value may appear to be about one second slower than the RTC module's clock value.
- Note 2: When the seconds counter is overwritten, the counter for time values under one second is also reset, which causes the /INTA level to go low ("L") again.
- Note 3: When using the clock precision adjustment function, the periodic interrupt's cycle changes once every 20 seconds.


During pulse mode:

The period during which the output pulse is low can be adjusted backward or forward up to  $\pm 3.784$  msec.

(For example, the duty for the 1-Hz setting can be adjusted ±0.3784% from 50%.)

#### \*2) Level mode

Select among four interrupt cycles: one second, one minute, one hour, or one month. Counting up of seconds occurs in sync with the falling edge of the interrupt output. The following is a timing chart when a one-second interrupt cycle has been set.



Note: When using the clock precision adjustment function, the periodic interrupt's cycle changes once every 20 seconds.

During level mode

A one-second period can be adjusted backward or forward up to  $\pm 3.784$  msec.

#### 8.5. Alarm W function

The Alarm W function generates interrupt signals (output via the /INTB pin) that correspond to specified days, hours, and minutes.

For description of the Alarm D function, which supports only hour and minute data, see "8.6. Alarm D Function".

Multiple day settings can be selected (such as Monday, Wednesday, Friday, Saturday, and Sunday).

A polling function is also provided to enable checking of each alarm mode by the host.

#### 8.5.1. Related registers

Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
1	Minutes	0	M40	M20	M10	M8	M4	M2	M1
2	Hours	0	0	H20 P, /A	H10	Н8	H4	H2	H1
3	Days	0	0	0	0	0	W4	W2	W1
8	Alarm_W ; Minute	0	WM40	WM20	WM10	WM8	WM4	WM2	WM1
9	Alarm_W ; Hour	0	0	WH20 WP, /A	WH10	WH8	WH4	WH2	WH1
А	Alarm_W ; Day	0	WW6	WW5	WW4	WW3	WW2	WW1	WW0
Е	Control 1 (Default)	WALE (0)	DALE (0)	/12, 24 (0)	• (0)	TEST (0)	CT2 (0)	CT1 (0)	CT0 (0)
F	Control 2 (Default)	VDSL (0)	VDET (0)	/ XST (-)	PON (1)	• (0)	CTFG (0)	WAFG (0)	DAFG (0)

<sup>\*1)</sup> The default value is the value that is read (or is set internally) after the PON bit has been set to "1," such as after powering up from 0 V or recovering from a supply voltage drop.

- When the Alarm\_W setting matches the current time, /INTB pin is set to "L" and the WALE bit is set to "1".
   Note: If the current date/time is used as the Alarm\_W setting, the alarm will not occur until the counter counts up to the current date/time (i.e., an alarm will occur next time, not immediately).
- During 24-hour clock operation, the "Alarm\_W; Hours" register's bit 5 (WH20, WP, /A) functions as WH20 (two-digit hour display), and during 12-hour clock operation it functions as an AM/PM indicator.
- When the Alarm\_W function's day values (WW6 to WW0) are all "0" Alarm W does not occur.

#### 1) WALE bit

This bit is used to set up the Alarm W function (to generate alarms matching day, hour, or minute settings).

WALE	Data	Description	
	0	Alarm_W, match comparison operation invalid	* Default
Write / Read	1	Alarm_W, match comparison operation valid (/INTB = "L" when match occurs)	

<sup>\*</sup> When using the Alarm W function, first set this WALE bit value as "0," then stop the function. Next, set the day, hour, minute, and the WAFG bit. Finally, set "1" to the WALE bit to set the Alarm W function as valid. The reason for first setting the WALE bit value as "0" is to prevent /INTB = "L" output in the event that a match between the current time and alarm setting occurs while the alarm setting is still being made.

#### 2) WAFG bit

This bit is valid only when the WALE bit value is "1". When a match occurs between the Alarm\_W setting and the current time, the WAFG bit value becomes "1" approximately 61  $\mu$ s afterward. (There is no effect when the WALE bit becomes "0".)

The /INTB = "L" status that is set at this time can be set to OFF by writing a "0" to this bit.

WAFG	Data	Description	
Write	0	/INTB pin = OFF (Hi-z)	* Default
vviite	1	Setting prohibited (do not set this bit value, even though it has no effect)	
Read	0	Alarm_W time setting does not match current time (This bit's value is always "0" when the WALE bit's setting is "0")	* Default
Neau	1	Alarm_W setting matches current time (Result is that bit value is held until cleared to zero)	

<sup>\*</sup> When a "0" is written to the WAFG bit, provisionally the WAFG bit value is "0" and the /INTB pin status is OFF (Hi-z). However, as long as the WALE bit value is "1" the Alarm W function continues to operate, and Alarm W occurs again the next time the same specified time arrives. You can stop Alarm W from occurring by writing "0" to the WALE bit to set this function as invalid.



<sup>\*2) &</sup>quot;□" indicates write-protected bits. A zero is always read from these bits.

<sup>\*3)</sup> Bits marked with "•" are RAM bits that can contain any value and are read/write-accessible. However, these bits are cleared to zero when the PON bit value is "1".

<sup>\*4) &</sup>quot;-" indicates undefined status

#### 3) /12, 24 bit

This bit is used to select between 12-hour clock operation and 24-hour clock operation.

/12,24	Data	Description	Address 2 (Hours register) data [h] during 24-hour and 12-hour clock operation modes							
			24-hour clock	12-hour clock	24-hour clock	12-hour clock				
		12-hour	00	12 ( AM 12 )	12	32 ( PM 12 )				
	0	clock	01	01 ( AM 01 )	13	21 ( PM 01 )				
		CIOCK	02	02 ( AM 02 )	14	22 ( PM 02 )				
			03	03 ( AM 03 )	15	23 ( PM 03 )				
			04	04 ( AM 04 )	16	24 ( PM 04 )				
Write / Read			05 05 (AM 05) 17							
			06	06 ( AM 06 )	18	26 ( PM 06 )				
			07	07 ( AM 07 )	19	27 ( PM 07 )				
	4	24-hour	80	08 ( AM 08 )	20	28 ( PM 08 )				
	1	clock	09	09 ( AM 09 )	21	29 ( PM 09 )				
		0.0010	10	10 ( AM 10 )	22	30 ( PM 10 )				
			11	11 ( AM 11 )	23	31 ( PM 11 )				

<sup>\*</sup> Be sure to select between 12-hour and 24-hour clock operation before writing the time data.

#### 4) Day setting

The following table shows the correspondence between the current day (W4, W2, W1) and the Alarm\_W day (WW6 to WW0). Be sure to set a "1" to the Alarm\_W day when the alarm will occur. (An alarm will not occur for any day that has a "0" setting.)

It is possible to enter settings for several days at the same time, in which case be sure to set a "1" for each day (among WW6 to WW0) in which an alarm will occur.


Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
Alarm_W ; Day	0	WW6	WW5	WW4	WW3	WW2	WW1	WW0
Target day(s) (W4,W2,W1)	_	Saturday (1, 1, 0)			Wednesday (0, 1, 1)			

# 8.5.2. Alarm setting examples

Examples of settings for alarm usage are shown below.

					larm_ ; Day			Alarr ; H	n_W our	Alarm_W ; Minute	
Alarm settin								Hour (hexadecimal)		Minute (hexadecimal)	
, uaim ootiin	g (champio)	ww	ww	ww	ww	ww	ww	WW			
				4	3	2	1	0	24-hour	12-hour	12- & 24-hour
				Thu	Wed	Tue	Mon	Sun	clock clock		clock
Every day	at 00:00 AM	1	1	1	1	1	1	1	00h hours	12h hours	00h min
Every day	at 01:30 AM	1	1	1	1	1	1	1	01h hours	01h hours	30h min
Every day	at 11:59 AM	1	1	1	1	1	1	1	11h hours	11h hours	59h min
Mon to Fri at 12:00 PM		0	1	1	1	1	1	0	12h hours	32h hours	00h min
Sunday at 01:30 PM		0	0	0	0	0	0	1	13h hours	21h hours	30h min
Mon/Wed/Fri	at 11:59 PM	0	1	0	1	0	1	0	23h hours	31h hours	59h min

# 8.5.3. WAFG, DAFG and /INTA, /INTB output





#### 8.6. Alarm D function

The Alarm D function generates interrupt signals (output via the /INTA pin) that correspond to specified hours and minutes

For description of the Alarm W function, which supports only day, hour, and minute data, see "8.5. Alarm W Function".

A polling function is also provided to enable checking of each alarm mode by the host.

#### 8.6.1. Related registers

Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
1	Minutes	0	M40	M20	M10	M8	M4	M2	M1
2	Hours	0	0	H20 P , /A	H10	Н8	H4	H2	H1
В	Alarm_D ; Minute	0	DM40	DM20	DM10	DM8	DM4	DM2	DM1
С	Alarm_D ; Hour	0	0	DH20 DP , /A	DH10	DH8	DH4	DH2	DH1
E	Control 1 (Default)	WALE (0)	DALE (0)	/12 , 24 (0)	• (0)	TEST (0)	CT2 (0)	CT1 (0)	CT0 (0)
F	Control 2 (Default)	VDSL (0)	VDET (0)	/ XST (-)	PON (1)	• (0)	CTFG (0)	WAFG (0)	DAFG (0)

<sup>\*1)</sup> The default value is the value that is read (or is set internally) after the PON bit has been set to "1," such as after powering up from 0 V or recovering from a supply voltage drop.

- When the Alarm\_D setting matches the current time, /INTA pin is set to "L" and the DALE bit is set to "1". Note: If the current date/time is used as the Alarm\_D setting, the alarm will not occur until the counter counts up to the current date/time (i.e., an alarm will occur next time, not immediately).
- During 24-hour clock operation, the "Alarm\_D; Hours" register's bit 5 (DH20, DP, /A) functions as DH20 (two-digit hour display), and during 12-hour clock operation it functions as an AM/PM indicator.

#### 1) DALE bit

This bit is used to set up the Alarm D function (to generate alarms matching hour or minute settings).

DALE	Data	Description	
	0	Alarm_D, match comparison operation invalid	* Default
Write / Read	1	Alarm_D, match comparison operation valid (/INTA = "L" when match occurs)	

<sup>\*</sup> When using the Alarm D function, first set this DALE bit value as "0," then stop the function. Next, set the hour, minute, and the DAFG bit. Finally, set "1" to the DALE bit to set the Alarm D function as valid. The reason for first setting the DALE bit value as "0" is to prevent /INTA = "L" output in the event that a match between the current time and alarm setting occurs while the alarm setting is still being made.

#### 2) DAFG bit

This bit is valid only when the DALE bit value is "1". When a match occurs between the Alarm\_D setting and the current time, the DAFG bit value becomes "1" approximately 61 µs afterward. (There is no effect when the DALE bit becomes "0".)

The /INTA = "L" status that is set at this time can be set to OFF by writing a "0" to this bit.

DAFG	Data	Description	
Write	0	/INTA pin = OFF (Hi-z) (only when periodic interrupt output is OFF)	* Default
	1	Setting prohibited (do not set this bit value, even though it has no effect)	
Read	0	Alarm_D time setting does not match current time (This bit's value is always "0" when the DALE bit's setting is "0")	* Default
Neau	1	Alarm_D time setting matches current time (result is that bit value is held until cleared to zero)	

<sup>\*</sup> When a "0" is written to the DAFG bit, provisionally the DAFG bit value is "0" and the /INTA pin status is OFF (Hi-z). However, as long as the DALE bit value is "1" the Alarm D function continues to operate, and Alarm D occurs again the next time the same specified time arrives.

You can stop Alarm D from occurring by writing "0" to the DALE bit to set this function as invalid.

3) /12.24 bit

#### 8.6.2. WAFG, DAFG and /INTA, /INTB output

\* See "WAFG. DAFG and /INTA. /INTB output" in section 8.5.3.



<sup>\*2) &</sup>quot;

" indicates write-protected bits. A zero is always read from these bits.

<sup>\*3)</sup> Bits marked with "•" are RAM bits that can contain any value and are read/write-accessible. However, these bits are cleared to zero when the PON bit value is "1".

<sup>\*4) &</sup>quot;-" indicates undefined status.

<sup>\*</sup> See "/12, 24 bit" in section 8.5.1. 3.

# 8.7. The various detection Functions

The detection functions include detection of power-on resets, oscillation stops, and supply voltage drops, as well as reporting of detection results in corresponding bits of the address Fh (Control 2) register.

The status of the power supply, oscillation circuit, and clock can be confirmed by checking these results.

\* Note with caution that detection functions may not operate correctly when power flickers occur.

#### 8.6.1. Related register

Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
F	Control 2	VDSL	VDET	/ XST	PON	•	CTFG	WAFG	DAFG
	(Default)	(0)	(0)	(–)	(1)	(0)	(0)	(0)	(0)

<sup>\*1)</sup> The default value is the value that is read (or is set internally) after the PON bit has been set to "1," such as after powering up from 0 V or recovering from a supply voltage drop.

#### 8.7.1. Power-on reset detection

This function detects when a power-on reset occurs. When a power-on reset is detected, the PON bit value becomes "1"

A reset is detected when a power-on from 0 V has occurred, including when the power-on reset from 0 V occurred due to a supply voltage drop.

#### 1) PON bit

This bit indicates the detection results when a power-on reset has occurred.

The power-on reset function operates when a power-on from 0 V has occurred, including when a power-on reset from 0 V occurred due to a supply voltage drop. When this function operates, the PON bit value becomes "1". The /XST and VDET bits can be used in combination to determine the valid/invalid status of the clock and calendar data.

PON	Data	Description							
Write	0	Clears PON bit to zero and sets up for next detection operation							
vviite	1	Setting prohibited (do not set this bit value, even though it has no effect)							
Read	0	Power-on reset was not detected							
Read	1	Power-on reset was detected (Result is that bit value is held until cleared to zero)	* Default						

<sup>\*</sup> When PON = "1" the clock precision adjustment register, Control register 1, and Control register 2 (except for PON and /XST) are reset and cleared to "0". This stops (sets Hi-Z for) output from the /INTA and /INTB pins.

#### 2) Status of other bits when power-on reset is detected

• Internal initialization status during a power-on reset

Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
7	Digital Offset	0	F6	F5	F4	F3	F2	F1	F0
	(Default)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)
Е	Control 1	WALE	DALE	/12, 24	•	TEST	CT2	CT1	CT0
	(Default)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)
F	Control 2	VDSL	VDET	/ XST	PON	•	CTFG	WAFG	DAFG
	(Default)	(0)	(0)	(–)	(1)	(0)	(0)	(0)	(0)

<sup>\*1)</sup> The default value is the value that is read (or is set internally) after the PON bit has been set to "1," such as after powering up from 0 V or recovering from a supply voltage drop.



<sup>\*2) &</sup>quot;-" indicates undefined status.

<sup>\*2) &</sup>quot; -" indicates undefined status.

<sup>\*3)</sup> Bits marked with "•" are RAM bits that can contain any value and are read/write-accessible. However, these bits are cleared to zero when the PON bit value is "1".

<sup>\*4)</sup> At this point, all other register bits are undefined, so be sure to perform a reset before using the module. Also, be sure to avoid entering incorrect date and time data, as clock operations are not guaranteed when the time data is incorrect.

#### 8.7.2. Oscillation stop detection

This function detects when internal oscillation has stopped. When an oscillation stop is detected, the /XST bit value becomes "0".

If a "1" has already been written to the /XST bit, the /XST bit is cleared to zero when stopping of internal oscillation is detected, so this function can be used to determine whether or not an oscillation stop has occurred previously, such as after recovery from a backup.

#### 1) / XST bit


This bit indicates the oscillation stop detection function's detection results.

/ XST	Data	Description						
Write	0	Setting prohibited (do not set this bit value, even though it has no effect)						
vviite	Sets the oscillation stop detection function as use-enabled and sets up for next detection operation							
Read	0	Oscillation stop was detected (result is that bit value is held until a "1" is written)						
Reau	1	Oscillation stop was not detected						

# 2) Caution points

To prevent detection errors during operation of the oscillation stop detection function, be sure to prevent stops due to VDD power flicker and prevent application of voltage exceeding the maximum rated voltage to any pin.

In particular, fluctuation in the supply voltage may occur as shown in the figure at right, such as when a back-up battery is used. If this occurs, internal data may be lost even when the / XST bit value has not changed from "1" to "0" so be sure to avoid any input that contains large amounts of chattering.



# 8.7.3. Voltage drop detection

This function detects when a voltage drop occurs. Detection of a voltage drop changes the VDET bit value to "1". The threshold voltage value for detection can be set via the VDSL bit as 2.1 V or 1.3 V.

#### 1) VDSL bit

This bit is used to set the power drop detection function's threshold voltage value.

VDSL	Data	Description	
Write / Read	0	Sets 2.1 V as the power drop detection function's threshold voltage value	* Default
vviite / redu	1	Sets 1.3 V as the power drop detection function's threshold voltage value	


#### 2) VDET bit

This bit indicates the power drop detection function's detection results. VDET = "1" once a power voltage drop has occurred. This detection operation is then stopped and the bit value (1) is held.

VDET	Data	Description	
Write	0	Clears the VDET bit to zero, restarts the power drop detection operation and sets up for next power drop detection operation	* Default
wnte	1	Setting prohibited (do not set this bit value, even though it has no effect)	
Read	0	Power drop was not detected	* Default
Reau	1	Power drop was detected (result is that bit value is held until cleared to zero)	

# 3) Caution points

To reduce current consumption while monitoring the supply voltage, the supply voltage monitor circuit samples for only 7.8 ms during each second, as shown at right. Sampling is stopped once the VDET bit = "1". (Clear the VDET bit to zero to resume operation of the detection function.)






#### 8.7.4. Estimation of status based on detection results

The power supply status and clock status can be confirmed by reading the detection results indicated by the PON, /XST, and VDET bits.

The following are status estimates based on various combinations of detection results.

	Address F h Control 2 Register		Estimated status							
bit 4	bit 5	bit 6	Status of power supply and	Status of clock and backup						
PON	/ XST	VDET	oscillation circuit							
0	0	0	No supply voltage drop, but oscillation has stopped.	<ul> <li>Clock abnormality has occurred → Initialization is required</li> <li>* Clock has stopped temporarily, possibly due to condensation.</li> </ul>						
0	0	1	Supply voltage has dropped and oscillation has stopped.	<ul> <li>Clock abnormality has occurred → Initialization is required         <ul> <li>Clock has stopped, perhaps due to drop in backup power supply.</li> </ul> </li> </ul>						
0	1	0	Normal status.	Normal status.						
0	1	1	Supply voltage has dropped but oscillation continues.	Clock is normal, but an abnormality exists in the power supply.     * Backup power supply may have dropped to a hazardous level.						
1	0	Х	Supply voltage has dropped to 0 V.	Initialization is required regardless of the clock status and whether or not a voltage drop has occurred.     Initialization is required due to bits that are reset						
1	1	X	Power supply flickering is likely.	when PON = "1".						

\* The example shown above is when a "1" has already been written to /XST.





# 8.8. Reading/Writing Data via the I<sup>2</sup>C Bus Interface

#### 8.8.1. Overview of I2C-BUS


The I<sup>2</sup>C bus supports bi-directional communications via two signal lines: the SDA (data) line and SCL (clock) line. A combination of these two signals is used to transmit and receive communication start/stop signals, data transfer signals, acknowledge signals, and so on.

Both the SCL and SDA signals are held at high level whenever communications are not being performed. The starting and stopping of communications is controlled at the rising edge or falling edge of SDA while SCL is at high level. During data transfers, data changes that occur on the SDA line are performed while the SCL line is at low level, and on the receiving side the data is captured while the SCL line is at high level. In either case, the data is transferred via the SCL line at a rate of one bit per clock pulse. The I<sup>2</sup>C bus device does not include a chip select pin such as is found in ordinary logic devices. Instead of using a chip select pin, slave addresses are allocated to each device and the receiving device responds to communications only when its slave address matches the slave address in the received data.

#### 8.8.2. System configuration

All ports connected to the I<sup>2</sup>C bus must be either open drain or open collector ports in order to enable AND connections to multiple devices.

SCL and SDA are both connected to the VDD line via a pull-up resistance. Consequently, SCL and SDA are both held at high level when the bus is released (when communication is not being performed).




Any device that controls the transmission and reception of data is defined as a master device and any device that is controlled by a master device is defined as a slave device.

Also, any device that transmits data is defined as a transmitter and any device that receives data is defined as a receiver.

In the case of this RTC module, controllers such as a CPU are defined as master devices and the RTC module is defined as a slave device. When a device is used for both transmitting and receiving data, it is defined as either a transmitter or receiver depending on these conditions.

# 8.8.3. Starting and stopping I<sup>2</sup>C bus communications




- 1) START condition, repeated START condition, and STOP condition
  - (1) START condition
    - This condition regulates how communications on the I<sup>2</sup>C-BUS are started. SDA level changes from high to low while SCL is at high level
  - (2) STOP condition
    - This condition regulates how communications on the I<sup>2</sup>C-BUS are terminated. SDA level changes from low to high while SCL is at high level
  - (3) Repeated START condition (RESTART condition)
    - In some cases, the START condition occurs between a previous START condition and the next STOP condition, in which case the second START condition is distinguished as a RESTART condition. Since the required status is the same as for the START condition, the SDA level changes from high to low while SCL is at high level.

#### 2) Caution points

- \*1) The master device always controls the START, RESTART, and STOP conditions for communications.
- \*2) The master device does not impose any restrictions on the timing by which STOP conditions affect transmissions, so communications can be forcibly stopped at any time while in progress. (However, this is only when this RTC module is in receiver mode (data reception mode = SDA released).
- \*3) When communicating with this RTC module, the series of operations from transmitting the START condition to transmitting the STOP condition should occur within 0.5 seconds. (A RESTART condition may be sent between a START condition and STOP condition, but even in such cases the series of operations from transmitting the START condition to transmitting the STOP condition should still occur within 0.5 seconds.)

If this series of operations requires 0.5 to 1.0 seconds or longer, the I<sup>2</sup>C bus interface will be automatically cleared and set to standby mode by this RTC module's bus timeout function. Note with caution that both write and read operations are invalid for communications that occur during or after this auto clearing operation. (When the read operation is invalid, all data that is read has a value of "1"). Restarting of communications begins with transfer of the START condition again.

\*4) When communicating with this RTC module, wait at least 61 µs between transferring a STOP condition (to stop communications) and transferring the next START condition (to start the next round of communications). (If any carries occur in the time data during this communication period, corrections are made during this period.)




#### 8.8.4. Data transfers and acknowledge responses during I<sup>2</sup>C-BUS communications

#### 1) Data transfers

Data transfers are performed in 8-bit (1 byte) units once the START condition has occurred. There is no limit on the amount (bytes) of data that are transferred between the START condition and STOP condition. (However, the transfer time must be no longer than 0.5 seconds and access to the Address Dh (Reserved) register is prohibited.)

The address auto increment function operates during both write and read operations. After address Fh, increment goes to address 0h.

Updating of data on the transmitter (transmitting side)'s SDA line is performed while the SCL line is at low level. The receiver (receiving side) captures data while the SCL line is at high level.




\* Note with caution that if the SDA data is changed while the SCL line is at high level, it will be treated as a START, RESTART, or STOP condition.

### 2) Data acknowledge response (ACK signal)

When transferring data, the receiver generates a confirmation response (ACK signal, low active) each time an 8-bit data segment is received. If there is no ACK signal from the receiver, it indicates that normal communication has not been established. (This does not include instances where the master device intentionally does not generate an ACK signal.)

Immediately after the falling edge of the clock pulse corresponding to the 8th bit of data on the SCL line, the transmitter releases the SDA line and the receiver sets the SDA line to low (= acknowledge) level.



After transmitting the ACK signal, if the Master remains the receiver for transfer of the next byte, the SDA is released at the falling edge of the clock corresponding to the 9th bit of data on the SCL line. Data transfer resumes when the Master becomes the transmitter.

When the Master is the receiver, if the Master does not send an ACK signal in response to the last byte sent from the slave, that indicates to the transmitter that data transfer has ended. At that point, the transmitter continues to release the SDA and awaits a STOP condition from the Master.

#### 8.8.5. Slave address

The I<sup>2</sup>C bus device does not include a chip select pin such as is found in ordinary logic devices. Instead of using a chip select pin, slave addresses are allocated to each device.

All communications begin with transmitting the [START condition] + [slave address (+ R/W specification)]. The receiving device responds to this communication only when the specified slave address it has received matches its own slave address.

Slave addresses have a fixed length of 7 bits. This RTC's slave address is [ 0110 010\* ].

An R/W bit ("\*" above) is added to each 7-bit slave address during 8-bit transfers.

	Transfer data				R / W bit				
	Transier data	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
Read	65 h	0	1	1	0	0	1	Λ	1 (= Read)
Write	64 h	U	'	1	U	U	<u> </u>	0	0 (= Write)




# 8.8.6. I<sup>2</sup>C bus's basic transfer format

• The write/read steps are illustrated below.


	Master is transmitter (sending side), RTC is receiver (receiving side)	S	START condition, sent by Master	Α	Confirmation response from Master
	Master is receiver (receiving side) RTC is transmitter (sending side)	Sr	RESTART condition, sent by Master	/A	Master does not respond
		Р	STOP condition, sent by Master	А	Confirmation response from RTC

1) Write via I2C bus


• The steps for writing via the I<sup>2</sup>C bus are shown below.



- 2) Read via I2C bus
  - (1) Standard read method for I<sup>2</sup>C bus
    - The steps for standard reading of the I<sup>2</sup>C bus are shown below.



- (2) Simplified read method
  - This RTC module also provides a special read method that uses fewer read steps.



- (3) Read method from address Fh, with no specified start address for read operation
  - Only when reading from address Fh (Fh → 0h → 1h → 2h, etc.) can a read operation be performed without specifying the read start address or the transfer mode.


s	Slave address (7 bits)  0 1 1 0 0 1 0 0 0	Α	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Α	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	/A	Р
	Slave address + read specification  * Indicates next byte will be read.  * Since no address is specified, data							a is		Data read (2)  * The address auto incrementation function is used to read data from								D 0 Z			
			read from address Fh.							address Fh + 1 (= 0h).								C K			

\* The above steps are an example of transfers of one or two bytes only. There is no limit to the number of bytes transferred during actual communications. (However, the transfer time must be no longer than 0.5 seconds and access to the Address Dh (Reserved) register is prohibited.)



**RX-8025 SA/NB** 

# 8.9. External Connection Example



Connect to the system-power-supply.

• / INTA and / INTB

When using these interrupt signals at battery backup, connect these pins to backup power supply.

Note: Use a secondary cell or lithium cell. A diode is not required when using a secondary cell. When using a lithium cell, be sure to use a diode. Contact the battery manufacturer for details regarding applied resistance values.

**RX-8025 SA/NB** 

# 9. External Dimensions/Marking Layout


# 9.1. External Dimensions

# RX-8025 SA (SOP-14pin) External dimensions · Recommended soldering $7.4 \pm 0.2$ 0.05 $1.27 \times 6 = 7.62$ $3.2 \pm 0.1$


\* The quartz oscillator's metal case may be visible in the area (on top) indicates in broken lines (ITTTTT), but this has no effect on the device's characteristics.

# RX-8025 NB (SON-22pin)

0.35



<sup>\*1)</sup> The quartz oscillator's metal case may be visible in the area (on top) indicates in broken lines [55555], but this has no effect on the device's characteristics.



<sup>\*2)</sup> Do not lay out signal patterns on component surfaces indicated by the shaded areas in the soldering

# **EPSON**

# 10. Reference Data

(1) Example of frequency/temperature characteristics

 $\theta T = +25 \,^{\circ} C \, Typ.$  $\alpha = -0.035 \times 10^{-6} \, {}^{\circ}\text{C}/^2 \, \text{Typ.}$ ×10-6 10 0 -10 -20 -30 -40 -50 Frequency AfT -20 -20 -20 -20 -20 -110 -110 -110 -120 -130 -140 -150 -50 -40 -30 -20 -10 0 +10 +20 +30 +40 +50 +60 +70 +80 +90 +100 Temperature [°C]

[How to determine frequency stability]

1. The frequency/temperature characteristics are approximated by the following equation.

$$\Delta f T = \alpha (\theta T - \theta x)^2$$

 $\Delta fT$  :Frequency variation at any

temperature

 $\alpha$  (1 /  $^{\circ}C^{2)}$  :Secondary temperature coefficient

 $(-0.035 \pm 0.005) \times 10^{-6} / {}^{\circ}\text{C}^{2}$ 

 $\theta T$  (°C) :Peak temperature (+25  $\pm$  5 °C)

 $\theta x$  (°C) :Any temperature

2. Next, frequency precision and voltage characteristics are applied to determine the clock precision, as shown below.

$$\Delta f/f = \Delta f/fo + \Delta fT + \Delta fV$$

Δf/f :Clock precision (frequency

stability) at any temperature and

voltage

Δf/fo :Frequency precision

 $\Delta fT$  :Frequency variation at any

temperature

 $\Delta f_V$ : Frequency variation at any

voltage

3. How to determine daily variation

Daily variation =  $\Delta f/f \times 86400$  (seconds)

\* For example,  $\Delta f/f = 11.574 \times 10^{-6}$  produces an error (variation) of about 1 second per day.

# 11. Cautions for Use

# 11.1. Handling precautions

Since this module includes a quartz oscillator, be careful to protect it from heavy impact or vibration.

Also, be sure to note the following caution points regarding the C-MOS IC that is used to reduce power consumption.

#### (1) Static electricity

Although anti-static protection circuits are implemented in this product, IC damage may occur if the product is exposed to excessive amounts of static electricity, so be sure to use conductive materials in packaging and shipping containers.

Also, do not use materials for soldering, measurement circuits, etc., that leak high voltage and always maintain a grounded connection when with the product.

#### (2) Noise

If an excessive amount of noise from an external source is applied to the power supply and/or I/O pins, damage may occur due to operation faults, latch-up, etc.

To help ensure stable operation, use a by-pass capacitor (ceramic is recommended), rated at 0.1  $\mu$ F or above, in close proximity to this module's power supply pin (between VDD and GND). Also, avoid installing close to this module any device that generates high levels of noise.

\* The shaded area ( ) in Figure 1 below should be used as a GND pattern area when possible. Keep signal lines away from this area.

# (3) Potential of input pins

Be sure to set the input pin's potential as close as possible to that of VDD or GND, since an intermediate potential level can lead to greater power consumption, a smaller noise margin, and possible damage.

#### (4) Treatment of unused pins

The input impedance of input pins is very high, so if left unconnected there may be operation faults due to unstable potential and/or noise. Be sure to attach a pull-up or pull-down resistance to unused input pins.

# 11.2. Mounting precautions

# (1) Soldering temperature conditions

If the package interior's temperature exceeds +260°C, degradation of the quartz oscillator or other damage may occur, so be sure to check the mounting temperature beforehand.

Also, be sure to perform the same check after changing the conditions.

\* See Figure 2 for a description of the soldering conditions for SMD products.

#### (2) Mounting equipment

Although general-purpose mounting equipment can be used, we recommend that your company check the equipment to be used and the mounting conditions so as to ensure that the built-in quartz oscillator will not be damaged (such as by impact) when mounting. Also, perform the same check after the mounting conditions have been changed.

# (3) Ultrasonic cleaning


When used under certain conditions, ultrasonic cleaning gear can degrade the performance of the quartz oscillator. Our company is unable to guarantee the safety of ultrasonic cleaning gear, since it depends on your company's use conditions (equipment type, power level, time, conditions in ultrasonic chamber, etc.).

#### (4) Mounting orientation

Backward mounting can result in damage, so be sure to confirm the mounting orientation beforehand.

#### (5) Leakage between pins

Leakage between pins may occur if this product's power is turned on while the product is dirty or wet with water condensation, so be sure to clean and dry the product thoroughly before turning on its power.





# Contents

Overview	
Block Diagram	1
Block Blagfairi	
Description of Pins	2
3.1. Pin Layout	2
3.2. Pin Functions	2
Absolute Maximum Ratings GND = 0 V	3
•	
Frequency Characteristics GND=0 V	3
lectrical Characteristics	3
	_
Functional descriptions	5
8.8. Reading/Writing Data via the I <sup>2</sup> C Bus Interface	23
8.9. External Connection Example	27
xternal Dimensions/Marking Layout	28
Reference Data	29
Cautions for Use	30
11.2. Mounting precautions	30
<b>&gt;</b>	Block Diagram  Description of Pins. 3.1. Pin Layout. 3.2. Pin Functions.  Absolute Maximum Ratings GND = 0 V.  Frequency Characteristics GND=0 V.  ectrical Characteristics.  Functional descriptions. 8.1. Overview of Functions. 8.2. Description of Registers. 8.3. Clock Precision Adjustment Function. 8.4. Periodic Interrupt Function. 8.6. Alarm D function. 8.7. The various detection Functions. 8.8. Reading/Writing Data via the I <sup>2</sup> C Bus Interface. 8.9. External Connection Example.  cternal Dimensions/Marking Layout.  Reference Data  Cautions for Use.

