ML507 BSB PPC440 Design
Adding Standard IP

May 2009

© Copyright 2009 Xilinx

ML507 Standard IP Design Overview

- **ML507 Standard IP Design Overview**
  - Standard IP Added or Modified
  - Software Requirements
  - ML507 Setup
  - Using the Pre-Built Design
- **Add Standard IP to BSB Design**
  - Extracting the Base Design
  - Add Standard IP
  - Connect Buses
- **IP Configuration**
- **Connect IP Ports**
- **Generate Addresses**
- **Software Configuration**
  - Software Platform Settings
- **Create MFS Image**
- **Compile Standard IP Design**
  - Generate the ELF Files
  - Generate the Bitstream
- **Loading a Bootloop ELF into the Block RAM**
  - Running the Lwipdemo Application
- **Create an ACE File**
- **References**

Note: This Presentation applies to the ML507

ML507 Standard IP Design Overview

- **Standard IP Added:**
  - TFT – xps_tft
  - PS/2 – xps_ps2
  - General Purpose IO – xps_gpio
  - IIC Interface – xps_iic
  - Second PLB v46 bus – plb_v46
  - PLB to PLB Bridge – plbv46_plbv46_bridge
- **Standard IP Modified:**
  - SRAM Interface – xps_mch_emc

Note: Presentation applies to the ML507

Xilinx ML507 Board



Note: Presentation applies to the ML507

XILINX®

ML507 Base System Builder Hardware

- **The ML507 PPC440 Design Hardware includes:**
  - PPC440MC DDR2 Interface
  - BRAM
  - External Memory Controller (EMC)
    - ZBT SRAM
  - Networking
  - UART
  - Interrupt Controller
  - System ACE CF Interface
  - GPIO (IIC, LEDs and LCD)
  - PLB Arbiter



Note: Presentation applies to the ML507

ISE Software Requirement

- **Xilinx ISE 11.1 software**





Note: Presentation applies to the ML507

EDK Software Requirement

- **Xilinx EDK 11.1 software**

Note: Presentation applies to the ML507

ML507 Setup

- Connect the Xilinx Platform Cable USB to the ML507 board

- Connect the RS232 null modem cable to the ML507 board



Note: Presentation applies to the ML507

ML507 Setup

- **Set ML507 Jumpers for GMII**
  - Set both J22 and J23 to positions 1-2 (as shown)



Note: Presentation applies to the ML507

ML507 Setup

- **Start the Terminal Program:**



Note: Presentation applies to the ML507

Additional ML507 Setup Details

- **Refer to ml505_overview_setup.ppt for details on:**
  - Software Requirements
  - ML507 Board Setup
  - Equipment and Cables
  - Software
  - Network
- **Terminal Programs**
  - This presentation requires the 9600-8-N-1 Baud terminal setup

Note: Presentation applies to the ML507

Using the Pre-Built Design

- **Unzip ml507_bsb_std_ip_ppc440.zip and locate pre-built bitstream and executable software files:**
  - ml507_bsb_std_ip_ppc440/implementation/download.bit
  - ml507_bsb_std_ip_ppc440/ppc440_0/code/*.elf
- **Configure FPGA**
  - Launch XPS project, ml507_bsb_system.xmp
  - From the menu, select Project → Launch EDK Shell and type:

    impact -batch etc/download.cmd
  - Go to Slide 92, to run the software application
- **For a tutorial on how to create the contents of the ml507_bsb_std_ip_ppc440.zip continue to the next slide**

Add Standard IP to BSB Design

XILINX®

Extracting the Design

- **Unzip the ml507_bsb_design_ppc440.zip file**
  - This creates ISE and EDK project directories



Note: Presentation applies to the ML507

Extracting the Design

- **Rename the project directory to**

  ml507_bsb_std_ip_ppc440



Note: Presentation applies to the ML507

Extracting the Design

- **Unzip the ml507_bsb_std_ip_ppc440_overlay.zip file**
  - Unzip to the ml507_bsb_std_ip_ppc440 directory
  - This adds the Standard IP UCF and software to the design directory



Note: Presentation applies to the ML507

Add Standard IP

- Open XPS project <design path>\ml507_bsb_system.xmp
- Add General Purpose IO
  - Right-click on the **XPS General Purpose IO**
  - Select **Add IP …**



Note: Presentation applies to the ML507

Add Standard IP

- **Add General Purpose IO**
  - Add 2 more instances of the XPS General Purpose IO IP



Note: Presentation applies to the ML507

Add Standard IP

- **Add two instances of the XPS IIC Interface**
  - Right-click on XPS IIC Interface
  - Select **Add IP…**
  - Repeat for second instance



Note: Presentation applies to the ML507

Add Standard IP

- **Add Video Controller**
  - Right-click on **XPS TFT**
  - Select **Add IP…**



Note: Presentation applies to the ML507

Add Standard IP

- **Add PS/2 Interface**
  - Right-click on **XPS PS2 Interface**
  - Select **Add IP…**



Note: Presentation applies to the ML507

Add Standard IP

- **Add an Inverter**
  - Right-click on **Utility Vector Logic**
  - Select **Add IP…**



Note: Presentation applies to the ML507

XILINX®

Connect Buses

- **Expand these instances:**
  - **xps_gpio_0, xps_gpio_1, xps_gpio_3, xps_iic_0,** and **xps_iic_1**
  - Connect them to **plb_v46_0**



Note: Presentation applies to the ML507

Connect Buses

- **Expand this instance:**
  - **xps_ps2_0**
  - Connect it to **plb_v46_0**



Note: Presentation applies to the ML507

Connect Buses

- **Expand this instance:**
  - **xps_tft_0**
  - Connect both the **MPLB** and the **SPLB** to **plb_v46_0**



Note: Presentation applies to the ML507

XILINX®

IP Configuration

Configure IP

- **Configure the GPIO IP**
  - Right-click on the **xps_gpio_0**
  - Select **Configure IP…**



Note: Presentation applies to the ML507

XILINX®

Configure IP

- **Under the User tab:**
  - Select **Common**
  - Check **Enable Channel 2**



Note: Presentation applies to the ML507

Configure IP

- **Under the User tab:**
  - Select **Channel 1**
  - Set GPIO2 Data Channel Width to **2** (Error LEDs)



Note: Presentation applies to the ML507

Configure IP

- **Under the User tab:**
  - Select **Channel 2**
  - Set GPIO2 Data Channel Width to **1** (Piezo transducer)



Note: Presentation applies to the ML507

Configure IP

- **Configure the GPIO IP**
  - Right-click on the **xps_gpio_1**
  - Select **Configure IP…**



Note: Presentation applies to the ML507

Configure IP

- **Under the User tab:**
  - Select **Common**
  - Check **Enable Channel 2**



Note: Presentation applies to the ML507

Configure IP

- **Under the User tab:**
  - Select **Channel 1**
  - Set GPIO2 Data Channel Width to **3** (Rotary Encoder/Push Button)
  - Set Channel 1 is Input Only to **TRUE**



Note: Presentation applies to the ML507

Configure IP

- **Under the User tab:**
  - Select **Channel 2**
  - Set GPIO2 Data Channel Width to **2** (SMA Diff CLK In)
  - Set Channel 2 is Input Only to **TRUE**



Note: Presentation applies to the ML507

Configure IP

- **Configure the GPIO IP**
  - Right-click on the **xps_gpio_2**
  - Select **Configure IP…**



Note: Presentation applies to the ML507

XILINX®

Configure IP

- **Under the User tab:**
  - Select **Channel 1**
  - Set GPIO2 Data Channel Width to **7** (LCD Display)



Note: Presentation applies to the ML507

Configure IP

- **Configure the SRAM**
  - Right-click on the **SRAM**
  - Select **Configure IP…**



Note: Presentation applies to the ML507

Configure IP

- **Under the User tab:**
  - Select **Common**
  - Set Number of Memory Banks to **2**
  - Set number of MCH Channels to **2**



Note: Presentation applies to the ML507

Configure IP

- **Under the User tab:**
  - Select **Bank 1**
  - Set Data Bus Width of Bank 1 to **16**
  - Set Data Width Matching to **True**



Note: Presentation applies to the ML507

Configure IP

- **Under the User tab, Bank 1:**
  - Set TCEDV and TAVDV to: **110000**
  - Set THZCE to: **35000**
  - Set THZOE to: **15000**
  - Set TWC to: **110000**



Note: Presentation applies to the ML507

Configure IP

- **Under the User tab, Bank 1:**
  - Set TWP to: **70000**
  - Set TLZWE to: **35000**



Note: Presentation applies to the ML507

Configure IP

- **Configure the PS/2 Interface**
  - Right-click on the **xps_ps2_0**
  - Select **Configure IP…**



Note: Presentation applies to the ML507

Configure IP

- **Under the User tab:**
  - Select **Common**
  - Check **Enable Port 2**



Note: Presentation applies to the ML507

Configure IP

- **Configure the DVI Interface**
  - Right-click on the **xps_tft_0**
  - Select **Configure IP…**



Note: Presentation applies to the ML507

Configure IP

- **Under the User tab:**
  - Select **All**
  - Set Base Address of PLB Attached Video Memory to **0x00000000**



Note: Presentation applies to the ML507

Configure IP

- **Configure the Clock Generator**
  - Select the Bus Interfaces Tab
  - Right-click on the **clock_generator**
  - Select **Configure IP…**



Note: Presentation applies to the ML507

Configure IP

- **Under the System tab:**
  - Select **xps_tft_0 → SYS_TFT_Clk**
  - Set the frequency to **25 MHz**



Note: Presentation applies to the ML507

Configure IP

- **Under the System tab:**
  - Select **proc_sys_reset_0 → Slowest_sync_clk**
  - Set the frequency to **25 MHz**



Note: Presentation applies to the ML507

XILINX®

Configure IP

- **Configure the Utility Vector Logic**
  - Right-click on the **util_vector_logic_0**
  - Select **Configure IP…**



Note: Presentation applies to the ML507

XILINX®

Configure IP

- **Under the User tab:**
  - Select **All**
  - Set Type of Vector Operation To Perform to **not**
  - Set Size of The Vector to **1**



Note: Presentation applies to the ML507

Connect IP Ports

Connect Ports

- **Select the Ports tab**
- **Expand this instance:**
  - **xps_gpio_0**
  - Select **Make External** for the **GPIO_IO** and **GPIO2_IO** ports



Note: Presentation applies to the ML507

XILINX®

Connect Ports

- **Expand this instance:**
  - **xps_gpio_1**
  - Select **Make External** for the **GPIO_IO** and **GPIO2_IO** ports



Note: Presentation applies to the ML507

XILINX®

Connect Ports

- **Expand this instance:**
  - **xps_gpio_2**
  - Select **Make External** for the **GPIO_IO** port



Note: Presentation applies to the ML507

XILINX®

Connect Ports

- **Expand this instance:**
  - **xps_iic_0**
  - Select **Make External** for the **Sda** and **Scl** ports



Note: Presentation applies to the ML507

XILINX®

Connect Ports

- **Expand this instance:**
  - **xps_iic_1**
  - Select **Make External** for the **Sda** and **Scl** ports



Note: Presentation applies to the ML507

XILINX®

Connect Ports

- **Expand this instance:**
  - **SRAM**
  - Select **Make External** for the **Mem_LBON** port



Note: Presentation applies to the ML507

XILINX®

Connect Ports

- **Expand this instance:**
  - **xps_tft_0**
  - Select **Make External** for **TFT_HSYNC**, **TFT_VSYNC**, **TFT_DE**, **TFT_DVI_CLK_P**, **TFT_DVI_CLK_N**, and **TFT_DVI_DATA**



Note: Presentation applies to the ML507

XILINX®

Connect Ports

- **For instance xps_tft_0:**
  - Select **Make External** for **TFT_IIC_SCL** and **TFT_IIC_SDA** ports



Note: Presentation applies to the ML507

Connect Ports

- **Expand this instance:**
  - **xps_ps2_0**
  - Select **New Connection** for **IP2INTC_Irpt_1** and **IP2INTC_Irpt_2** ports



Note: Presentation applies to the ML507

XILINX®

Connect Ports

- **For instance xps_ps2_0:**
  - Select **Make External** for **PS2_1_DATA**, **PS2_1_CLK**, **PS2_2_DATA**, and **PS2_2_CLK** ports



Note: Presentation applies to the ML507

Connect Ports

- **Expand this instance:**
  - **util_vector_logic_0**
  - Connect **Op1** to **sys_periph_reset**
  - Connect **Res** to **sys_periph_reset_n**



Note: Presentation applies to the ML507

XILINX®

Connect Ports

- **Expand External Ports**
  - Set **fpga_0_SRAM_Mem_CEN_pin** and **fpga_0_SRAM_Mem_OEN_pin** to a range of **[0:1]**



Note: Presentation applies to the ML507

Connect Ports

- **Add an External Port**
  - Click **Add External Port**
  - Pin name: **vga_reset_pin**
  - Net name: **sys_periph_reset_n**, Dir: **O**, Class: **RST**, Reset Polarity: **0**



Note: Presentation applies to the ML507

Connect Ports

- **Expand this instance:**
  - **xps_intc_0**
  - Click on the gray Intr area to open the Interrupts dialog



Note: Presentation applies to the ML507

Connect Ports

- **Add this interrupt:**
  - **xps_ps2_0_IP2INTC_Irpt_1**



Note: Presentation applies to the ML507

Connect Ports

- **Add this interrupt:**
  - **xps_ps2_0_IP2INTC_Irpt_2**



Note: Presentation applies to the ML507

Generate Addresses

XILINX®

Generate Addresses

- **Select the Addresses tab**
  - Click the **Generate Addresses** Button



Instance	Base Name	Base Address	High Address	Size	Bus Interface(s)	Bus Name
ppc440_0's Address Map						
ppc440_0	C_IDCR_BASEADDR	0B0000000000	0B0011111111	256	Not Connected	
ppc440_0	C_SPLB0_RNG_MC_BASEADDR	0x00000000	0x0FFFFFFF	256M	Not Connected	
DDR2_SDRAM	C_MEM_BASEADDR	0x00000000	0x0FFFFFFF	256M	PPC440MC	ppc440_0_PPC440MC
Push_Buttons_5Bit	C_BASEADDR	0x81400000	0x8140FFFF	64K	SPLB	plb_v46_0
LEDs_Positions	C_BASEADDR	0x81420000	0x8142FFFF	64K	SPLB	plb_v46_0
LEDs_8Bit	C_BASEADDR	0x81440000	0x8144FFFF	64K	SPLB	plb_v46_0
DIP_Switches_8Bit	C_BASEADDR	0x81460000	0x8146FFFF	64K	SPLB	plb_v46_0
xps_gpio_2	C_BASEADDR	0x81480000	0x8148FFFF	64K	SPLB	plb_v46_0
xps_gpio_1	C_BASEADDR	0x814A0000	0x814AFFFF	64K	SPLB	plb_v46_0
xps_gpio_0	C_BASEADDR	0x814E0000	0x814EFFFF	64K	SPLB	plb_v46_0
IIC_EEPROM	C_BASEADDR	0x81600000	0x8160FFFF	64K	SPLB	plb_v46_0
xps_iic_0	C_BASEADDR	0x81620000	0x8162FFFF	64K	SPLB	plb_v46_0
xps_iic_1	C_BASEADDR	0x81640000	0x8164FFFF	64K	SPLB	plb_v46_0
xps_intc_0	C_BASEADDR	0x81800000	0x8180FFFF	64K	SPLB	plb_v46_0
Hard_Ethernet_MAC_fifo	C_BASEADDR	0x81A00000	0x81A0FFFF	64K	SPLB	plb_v46_0

Note: Presentation applies to the ML507

XILINX®

Generate Addresses

- The new addresses appear



Note: Presentation applies to the ML507

Generate Addresses

- **The Flash is 32 Megabytes**
  - Set C_MEM1_BASEADDR to 32M
  - Click the **Generate Addresses** Button again



Note: Presentation applies to the ML507

Generate Addresses

- **The new addresses appear**
  - The FLASH now has a full 32M address range



Note: Presentation applies to the ML507

Generate Addresses

- **Expand this instance:**
  - **ppc440_0**
  - Connect **SPLB0** to **plb_v46_0**



Note: See AR 32699 for details on SPLB0 and Address Generation

XILINX®

Generate Addresses

- **Configure the PPC440 SPLB0 Interface**
  - Right-click on the **ppc440_0**
  - Select **Configure IP…**



Note: Presentation applies to the ML507

Generate Addresses

- **Make the following settings**
  - Check Allow SPLB0 to Access MPLB Addr
  - Set Number of MPLB Addr Ranges to 1
  - Set MPLB0 Range0 from **0x90000000** to **0x9FFFFFFF**



Note: Presentation applies to the ML507

XILINX®

Generate Addresses

- **Select the Addresses tab**
  - Set **C_SPLB0_RNG_MC_BASEADDR** to **256M**
  - Address range should be **0x00000000** to **0x0FFFFFFF**



Note: Presentation applies to the ML507

XILINX®

Software Configuration

Software Platform Settings

- **Configure the Software Platform**
  - Select **Software → Software Platform Settings…** (1)



Note: Presentation applies to the ML507

Software Platform Settings

- **Under Software Platform**
  - Set OS to **xilkernel**
  - Select **xilmfs**, **xilflash**, **xilfatfs**, and **lwip130**



Note: Presentation applies to the ML507

Software Platform Settings

- **Under OS and Libraries, Configuration for OS, set these xilkernel settings:**
  - systmr_freq = **400000000**
  - pthread_stack_size = **32768**
  - max_pthread_mutex = **20**
  - max_readyq = **20**
  - config_time = **true**
  - max_tmrs = **20**
  - config_sema = **true**
  - max_sem = **50**
  - max_sem_waitq = **20**
  - enhanced_features = **true**
  - config_yield = **true**
  - stdin = **RS232_Uart_1**
  - stdout = **RS232_Uart_1**
  - sysintc_spec = **xps_intc_0**



Note: Presentation applies to the ML507

Software Platform Settings

- **Under OS and Libraries, Configuration for OS**
  - Click static_pthread_table



Note: Presentation applies to the ML507

Software Platform Settings

- **Edit the static_pthread_table**
  - Click Add
  - Set **pthread_start_func = main_thread**
  - Set **pthread_prio = 1**



Note: Presentation applies to the ML507

Software Platform Settings

- **Under OS and Libraries, Configuration for Libraries, make these settings**
  - numbytes = **400000**
  - base_address = **0x8d000000**
    - **sram flash address**
  - int_type to **MFSINIT_IMAGE**
  - need_utils = **true**
  - num_parts: 1
  - base_address = **0x8e000000**
    - sram address
  - CONFIG_WRITE = **true**
  - CONFIG_DIR_SUPPORT = **true**
  - api_mode = **SOCKET_API**



Note: Presentation applies to the ML507

Create MFS Image

XILINX®

Create MFS Image

- **Open an EDK shell**
  - Select Project → Launch EDK Shell (1)



Note: Presentation applies to the ML507

Create MFS Image

- **At the bash prompt, type (1):**

  cd sw/standalone/lwipdemo/memfs

  mfsgen -cvbfs ../image.mfs 750 *



Note: Presentation applies to the ML507

Compile Standard IP Design

Generate the ELF Files

- **Generate the libraries needed to create the bitstream**
  - Select **Software → Generate Libraries and BSPs** (1)



Note: Presentation applies to the ML507

Generate the ELF Files

- **Compile the Software Applications and create an executable (executable.elf)**
  - Select **Software → Build All User Applications** (1)



Note: Presentation applies to the ML507

Generate the Bitstream

- **Create the hardware design, ml507_bsb_system.bit that is located in <project directory> /implementation**
  - Select **Hardware → Generate Bitstream** (1)



Note: Presentation applies to the ML507

Loading a Bootloop ELF into the Block RAM

- A concatenated software/hardware file, known as an ACE file, is useful for loading large programs, such as a Linux, VxWorks, or U-Boot into the external memory
- A bootloop program must be used to occupy the processor until the software is loaded into memory
- The following pages show how to initialize a bootloop program into Block RAM and to test its existence

Note: Presentation applies to the ML507

Loading a Bootloop ELF into the Block RAM

- **Update the bitstream (download.bit) with a bootloop ELF file (ppc440_0.elf)**
  - Select **Device Configuration → Update Bitstream** (1)



Note: Presentation applies to the ML507

XILINX®

Loading a Bootloop ELF into the Block RAM

- **Load the new design onto the FPGA and load the bootloop program into the Block RAM**
  - Select **Device Configuration → Download Bitstream** (1)



Note: Presentation applies to the ML507

XILINX®

Loading a Bootloop ELF into the Block RAM

- **A memory read can be executed to test if bootloop was successfully loaded**
  - Select **Debug → Launch XMD** (1)



Note: Presentation applies to the ML507

Loading a Bootloop ELF into the Block RAM

- The first time XMD runs on a project, the XMD Debug options must be set





Note: Presentation applies to the ML507

Loading a Bootloop ELF into the Block RAM

- XMD opens and connects to the processor, using the default options



Note: Presentation applies to the ML507

Loading a Bootloop ELF into the Block RAM

- To execute a memory read, type

  mrd 0xfffffffc

- This will read the memory address at the reset vector; the value should be 0x48000000 as shown below



Note: Presentation applies to the ML507

Running the Lwipdemo Application

- **Download the MFS image:**

  dow -data sw/standalone/lwipdemo/image.mfs 0x8d000000



Note: Presentation applies to the ML505, ML506, and ML507

Running the Lwipdemo Application

- **Download and run the Lwipdemo Application:**

  dow ppc440_0/code/lwipdemo.elf

  con



Note: Presentation applies to the ML505, ML506, and ML507

Running the Lwipdemo Application

- View the output in the terminal window



Note: Presentation applies to the ML505, ML506, and ML507

Running the Lwipdemo Application

- Open a web browser to address 192.168.1.10



Running the Lwipdemo Application

- Click the Toggle LEDs button; view change on ML507



Running the Lwipdemo Application

- The Lwipdemo application shows the web transaction for the button push



XILINX®

Create an ACE File

Create an ACE File

- **Open an EDK shell**
  - Select **Project → Launch Xilinx BASH Shell** (1)



Note: Presentation applies to the ML507

Create an ACE File

- **At the bash prompt, type (1):**

  cd ace

  ./genace_iic_ddr2.sh



Note: Presentation applies to the ML507

Create an ACE File

- **This creates a concatenated (HW+SW) ACE file**
  - Input: iic_ddr2.elf, download.bit
- **genace_iic_ddr2.sh uses XMD and a genace.tcl script with ML507 appropriate options to generate an ACE file**



Note: Presentation applies to the ML507

Run ACE File

- **Copy iic_ddr2.ace to the ML50X\cfg6 directory on your CompactFlash card**
  - Important: Delete any existing ace files in this cfg6 directory
  - Note: Use a CompactFlash reader to mount the CompactFlash as a disk drive

Note: Presentation applies to the ML507

Run ACE File

- **Use the new ACE file**
  - Eject the CompactFlash from your PC and insert it back into the ML507
  - Type **6** to run the newly created ACE file



Note: Presentation applies to the ML507

Run ACE File

- iic_ddr2 output after booting ACE file



Note: Presentation applies to the ML507

References

Documentation

- **Platform Studio**
  - Embedded Development Kit (EDK) Resources
    http://www.xilinx.com/tools/platform.htm
  - Embedded System Tools Reference Manual
    http://www.xilinx.com/support/documentation/sw_manuals/xilinx11/est_rm.pdf
  - EDK Concepts, Tools, and Techniques
    http://www.xilinx.com/support/documentation/sw_manuals/xilinx11/edk_ctt.pdf

Documentation

- **PLB v4.6 IP**
  - XPS Multi-CHannel External Memory Controller (XPS MCH EMC) – DS575
    http://www.xilinx.com/support/documentation/ip_documentation/xps_mch_emc.pdf
  - XPS Thin Film Transistor (TFT) Controller – DS695
    www.xilinx.com/support/documentation/ip_documentation/xps_tft.pdf
  - XPS PS2 Controller – DS707
    www.xilinx.com/support/documentation/ip_documentation/xps_ps2.pdf
  - XPS IIC Bus Interface – DS606
    http://www.xilinx.com/support/documentation/ip_documentation/xps_iic.pdf
  - XPS General Purpose Input/Output (GPIO) – DS569
    http://www.xilinx.com/support/documentation/ip_documentation/xps_gpio.pdf

Additional Documentation

Documentation

- **Virtex-5**
  - Silicon Devices
    http://www.xilinx.com/products/devices.htm
  - Virtex-5 Multi-Platform FPGA
    http://www.xilinx.com/products/virtex5/index.htm
  - Virtex-5 Family Overview: LX, LXT, SXT, and FXT Platforms
    http://www.xilinx.com/support/documentation/data_sheets/ds100.pdf
  - Virtex-5 FPGA DC and Switching Characteristics Data Sheet
    http://www.xilinx.com/support/documentation/data_sheets/ds202.pdf

Documentation

- **Virtex-5**
  - Virtex-5 FPGA User Guide
    http://www.xilinx.com/support/documentation/user_guides/ug190.pdf
  - Virtex-5 FPGA Configuration User Guide
    http://www.xilinx.com/support/documentation/user_guides/ug191.pdf
  - Virtex-5 System Monitor User Guide
    http://www.xilinx.com/support/documentation/user_guides/ug192.pdf
  - Virtex-5 Packaging and Pinout Specification
    http://www.xilinx.com/support/documentation/user_guides/ug195.pdf

Documentation

- **Virtex-5 RocketIO**
  - RocketIO GTP Transceivers
    http://www.xilinx.com/products/virtex5/lxt.htm
  - RocketIO GTP Transceiver User Guide – UG196
    http://www.xilinx.com/support/documentation/user_guides/ug196.pdf
  - RocketIO GTX Transceivers
    http://www.xilinx.com/products/virtex5/fxt.htm
  - RocketIO GTX Transceiver User Guide – UG198
    http://www.xilinx.com/support/documentation/user_guides/ug198.pdf

Documentation

- **Design Resources**
  - IDS - ISE Design Suite
    http://www.xilinx.com/tools/designtools.htm
  - ISE Manuals
    http://www.xilinx.com/support/documentation/dt_ise11-1.htm
  - ISE Command Line Tools User Guide
    http://www.xilinx.com/support/documentation/sw_manuals/xilinx11/devref.pdf
  - ISE Development System Libraries Guide
    http://www.xilinx.com/support/documentation/sw_manuals/xilinx11/virtex5_hdl.pdf

Documentation

- **Additional Design Resources**
  - Customer Support
    http://www.xilinx.com/support
  - Xilinx Design Services:
    http://www.xilinx.com/xds
  - Titanium Dedicated Engineering:
    http://www.xilinx.com/titanium
  - Education Services:
    http://www.xilinx.com/education
  - Xilinx On Board (Board and kit locator):
    http://www.xilinx.com/products/devkits/boardsearch.htm

Documentation

- **Platform Studio**
  - Embedded Development Kit (EDK) Resources
    http://www.xilinx.com/tools/platform.htm
  - Embedded System Tools Reference Manual
    http://www.xilinx.com/support/documentation/sw_manuals/xilinx11/est_rm.pdf
  - EDK Concepts, Tools, and Techniques
    http://www.xilinx.com/support/documentation/sw_manuals/xilinx11/edk_ctt.pdf

Documentation

- **PowerPC 440**
  - Embedded Processor Block in Virtex-5 FPGAs Reference Guide – UG200
    http://www.xilinx.com/support/documentation/user_guides/ug200.pdf
  - PPC440 Virtex-5 Wrapper – DS621
    http://www.xilinx.com/support/documentation/ip_documentation/ppc440_virtex5.pdf
  - DDR2 Memory Controller for PowerPC 440 Processors – DS567
    http://www.xilinx.com/support/documentation/ip_documentation/ppc440mc_ddr2.pdf

Documentation

- **MicroBlaze**
  - MicroBlaze Processor
    http://www.xilinx.com/tools/microblaze.htm
  - MicroBlaze Processor Reference Guide – UG081
    http://www.xilinx.com/support/documentation/sw_manuals/mb_ref_guide.pdf

Documentation

- **ChipScope Pro**
  - ChipScope Pro 10.1i Serial IO Toolkit User Manual
    http://www.xilinx.com/ise/verification/chipscope_pro_siotk_10_1_ug213.pdf
  - ChipScope Pro 11.1 ChipScope Pro Software and Cores User Guide
    http://www.xilinx.com/support/documentation/sw_manuals/xilinx11/chipscope_pro_sw_cores_11_1_ug029.pdf

Documentation

- **Memory Solutions**
  - Demos on Demand – Memory Interface Solutions with Xilinx FPGAs
    http://www.demosondemand.com/clients/xilinx/001/page_new2/index.asp#35
  - Xilinx Memory Corner
    http://www.xilinx.com/products/design_resources/mem_corner
  - Additional Memory Resources
    http://www.xilinx.com/support/software/memory/protected/index.htm
  - Xilinx Memory Interface Generator (MIG) 3.0 User Guide
    http://www.xilinx.com/support/documentation/ip_documentation/ug086.pdf
  - Memory Interfaces Made Easy with Xilinx FPGAs and the Memory Interface Generator
    http://www.xilinx.com/support/documentation/white_papers/wp260.pdf

Documentation

- **Ethernet**
  - Virtex-5 Embedded Tri-Mode Ethernet MAC Wrapper Data Sheet
    http://www.xilinx.com/support/documentation/ip_documentation/v5_emac_ds550.pdf
  - Virtex-5 Embedded Tri-Mode Ethernet MAC Wrapper Getting Started Guide
    http://www.xilinx.com/support/documentation/ip_documentation/v5_emac_gsg340.pdf
  - Virtex-5 Tri-Mode Ethernet Media Access Controller User Guide
    http://www.xilinx.com/support/documentation/user_guides/ug194.pdf
  - LightWeight IP (lwIP) Application Examples – XAPP1026
    http://www.xilinx.com/support/documentation/application_notes/xapp1026.pdf

Documentation

- **PCIe**
  - LogiCORE Endpoint Block Plus for PCI Express Data Sheet
    http://www.xilinx.com/support/documentation/ip_documentation/pcie_blk_plus_ds551.pdf
  - LogiCORE Endpoint Block Plus for PCI Express Designs
    http://www.xilinx.com/support/documentation/ip_documentation/pcie_blk_plus_ug341.pdf
  - LogiCORE Endpoint Block Plus Getting Started Guide for PCI Express Designs
    http://www.xilinx.com/support/documentation/ip_documentation/pcie_blk_plus_gsg343.pdf
  - Virtex-5 Integrated Endpoint Block User Guide for PCI Express Designs
    http://www.xilinx.com/support/documentation/user_guides/ug197.pdf

Documentation

- **System Generator**
  - System Generator for DSP
    http://www.xilinx.com/tools/sysgen.htm
  - Xilinx System Generator for DSP Getting Started Guide – UG639
    http://www.xilinx.com/support/documentation/sw_manuals/xilinx11/sysgen_ref.pdf
  - Xilinx System Generator for DSP Getting Started Guide – UG639
    http://www.xilinx.com/support/documentation/sw_manuals/xilinx11/sysgen_gs.pdf
  - Virtex-5 XtremeDSP Design Considerations User Guide – UG193
    http://www.xilinx.com/support/documentation/user_guides/ug193.pdf

Documentation

- **PLB v4.6 IP**
  - Processor Local Bus (PLB) v4.6 – DS531
    http://www.xilinx.com/support/documentation/ip_documentation/plb_v46.pdf
  - Multi-Port Memory Controller (MPMC) – DS643
    http://www.xilinx.com/support/documentation/ip_documentation/mpmc.pdf
  - XPS Multi-CHannel External Memory Controller (XPS MCH EMC) – DS575
    http://www.xilinx.com/support/documentation/ip_documentation/xps_mch_emc.pdf
  - XPS LocalLink TEMAC – DS537
    http://www.xilinx.com/support/documentation/ip_documentation/xps_ll_temac.pdf

Documentation

- **PLB v4.6 IP**
  - XPS LocalLink FIFO – DS568
    http://www.xilinx.com/support/documentation/ip_documentation/xps_ll_fifo.pdf
  - XPS IIC Bus Interface – DS606
    http://www.xilinx.com/support/documentation/ip_documentation/xps_iic.pdf
  - XPS SYSACE (System ACE) Interface Controller – DS583
    http://www.xilinx.com/support/documentation/ip_documentation/xps_sysace.pdf
  - XPS Timer/Counter – DS573
    http://www.xilinx.com/support/documentation/ip_documentation/xps_timer.pdf

Documentation

- **PLB v4.6 IP**
  - XPS Interrupt Controller – DS572
    http://www.xilinx.com/support/documentation/ip_documentation/xps_intc.pdf
  - Using and Creating Interrupt-Based Systems Application Note
    http://www.xilinx.com/support/documentation/application_notes/xapp778.pdf
  - XPS General Purpose Input/Output (GPIO) – DS569
    http://www.xilinx.com/support/documentation/ip_documentation/xps_gpio.pdf
  - XPS External Peripheral Controller (EPC) – DS581
    http://www.xilinx.com/support/documentation/ip_documentation/xps_epc.pdf

Documentation

- **PLB v4.6 IP**
  - XPS 16550 UART – DS577
    http://www.xilinx.com/support/documentation/ip_documentation/xps_uart16550.pdf
  - XPS Thin Film Transistor (TFT) Controller – DS695
    www.xilinx.com/support/documentation/ip_documentation/xps_tft.pdf
  - XPS PS2 Controller – DS707
    www.xilinx.com/support/documentation/ip_documentation/xps_ps2.pdf
  - XPS Block RAM (BRAM) Interface Controller – DS596
    www.xilinx.com/support/documentation/ip_documentation/xps_bram_if_cntlr.pdf

Documentation

- **OPB Bridge IP**
  - PLBV46 to OPB Bridge – DS403

    http://www.xilinx.com/support/documentation/ip_documentation/plbv46_opb_bridge.pdf
  - On-Chip Peripheral Bus V2.0 with OPB Arbiter – DS401

    http://www.xilinx.com/support/documentation/ip_documentation/opb_v20.pdf

Documentation

- **IP**
  - Local Memory Bus – DS445
    http://www.xilinx.com/support/documentation/ip_documentation/lmb_v10.pdf
  - Block RAM Block – DS444
    http://www.xilinx.com/support/documentation/ip_documentation/bram_block.pdf
  - Microprocessor Debug Module – DS641
    http://www.xilinx.com/support/documentation/ip_documentation/mdm.pdf
  - LMB Block RAM Interface Controller – DS452
    http://www.xilinx.com/support/documentation/ip_documentation/lmb_bram_if_cntlr.pdf

Documentation

- **IP**
  - JTAGPPC Controller – DS298

    http://www.xilinx.com/support/documentation/ip_documentation/jtagppc_cntlr.pdf
  - Processor System Reset Module – DS402

    http://www.xilinx.com/support/documentation/ip_documentation/proc_sys_reset.pdf
  - Clock Generator v2.0 – DS614

    http://www.xilinx.com/support/documentation/ip_documentation/clock_generator.pdf

Documentation

- **IP**
  - Utility Vector Logic – DS481

    http://www.xilinx.com/support/documentation/ip_documentation/util_vector_logic.pdf
  - Utility IO Multiplexer – DS694

    http://www.xilinx.com/support/documentation/ip_documentation/util_io_mux.pdf

Documentation

- **ML505/506/507**
  - ML505 Overview
    http://www.xilinx.com/ml505
  - ML506 Overview
    http://www.xilinx.com/ml506
  - ML507 Overview
    http://www.xilinx.com/ml507
  - ML505/506/507 Evaluation Platform User Guide – UG347
    http://www.xilinx.com/support/documentation/boards_and_kits/ug347.pdf
  - ML505/506/507 Getting Started Tutorial – UG348
    http://www.xilinx.com/support/documentation/boards_and_kits/ug348.pdf
  - ML505/506/507 Reference Design User Guide – UG349
    http://www.xilinx.com/support/documentation/boards_and_kits/ug349.pdf

Documentation

- **ML505/506/507**
  - ML505/506/507 Schematics

    http://www.xilinx.com/support/documentation/boards_and_kits/ml50x_schematics.pdf
  - ML505/506/507 Bill of Material

    http://www.xilinx.com/support/documentation/boards_and_kits/ml505_501_bom.xls