

ML507 BSB PPC440 Design

Adding Standard IP

May 2009

ML507 Standard IP Design Overview

- **ML507 Standard IP Design Overview**
 - Standard IP Added or Modified
 - Software Requirements
 - ML507 Setup
 - Using the Pre-Built Design
- **Add Standard IP to BSB Design**
 - Extracting the Base Design
 - Add Standard IP
 - Connect Buses
- **IP Configuration**
- **Connect IP Ports**
- **Generate Addresses**
- **Software Configuration**
 - Software Platform Settings
- **Create MFS Image**
- **Compile Standard IP Design**
 - Generate the ELF Files
 - Generate the Bitstream
- **Loading a Bootloop ELF into the Block RAM**
 - Running the Lwipdemo Application
- **Create an ACE File**
- **References**

Note: This Presentation applies to the ML507

ML507 Standard IP Design Overview


▪ Standard IP Added:

- TFT – xps_tft
- PS/2 – xps_ps2
- General Purpose IO – xps_gpio
- IIC Interface – xps_iic
- Second PLB v46 bus – plb_v46
- PLB to PLB Bridge – plbv46_plbv46_bridge

▪ Standard IP Modified:

- SRAM Interface – xps_mch_emc

Xilinx ML507 Board




Note: Presentation applies to the ML507

ML507 Base System Builder Hardware


■ The ML507 PPC440 Design Hardware includes:

- PPC440MC DDR2 Interface
- BRAM
- External Memory Controller (EMC)
 - ZBT SRAM
- Networking
- UART
- Interrupt Controller
- System ACE CF Interface
- GPIO (IIC, LEDs and LCD)
- PLB Arbiter




ISE Software Requirement

- Xilinx ISE 11.1 software



EDK Software Requirement

- Xilinx EDK 11.1 software



Platform Studio

Release Version: 11.1
Application Version: L.33
Copyright (c) 1995-2009 Xilinx, Inc.
All rights reserved.

 **Platform Studio™**

 **XILINX®**


ML507 Setup

- **Connect the Xilinx Platform Cable USB to the ML507 board**
- **Connect the RS232 null modem cable to the ML507 board**



ML507 Setup


- **Set ML507 Jumpers for GMI**
 - Set both J22 and J23 to positions 1-2 (as shown)



Note: Presentation applies to the ML507

ML507 Setup

- Start the Terminal Program:



Additional ML507 Setup Details

- **Refer to [ml505_overview_setup.ppt](#) for details on:**

- Software Requirements
- ML507 Board Setup
- Equipment and Cables
- Software
- Network

- **Terminal Programs**

- This presentation requires the 9600-8-N-1 Baud terminal setup




Using the Pre-Built Design

- **Unzip ml507_bsb_std_ip_ppc440.zip and locate pre-built bitstream and executable software files:**
 - ml507_bsb_std_ip_ppc440/implementation/download.bit
 - ml507_bsb_std_ip_ppc440/ppc440_0/code/*.elf
- **Configure FPGA**
 - Launch XPS project, ml507_bsb_system.xmp
 - From the menu, select Project → Launch EDK Shell and type:
impact -batch etc/download.cmd
 - Go to [Slide 92](#), to run the software application
- **For a tutorial on how to create the contents of the ml507_bsb_std_ip_ppc440.zip continue to the next slide**

Add Standard IP to BSB Design



Extracting the Design

- **Unzip the ml507_bsb_design_ppc440.zip file**
 - This creates ISE and EDK project directories




Extracting the Design

- Rename the project directory to **ml507_bsb_std_ip_ppc440**




Extracting the Design

- Unzip the [ml507_bsb_std_ip_ppc440_overlay.zip](#) file
 - Unzip to the ml507_bsb_std_ip_ppc440 directory
 - This adds the Standard IP UCF and software to the design directory



Add Standard IP


- Open XPS project <design path>\ml507_bsb_system.xmp
- Add General Purpose IO
 - Right-click on the **XPS General Purpose IO**
 - Select **Add IP ...**



Add Standard IP

- Add General Purpose IO

- Add 2 more instances of the XPS General Purpose IO IP




Note: Presentation applies to the ML507

Add Standard IP

- Add two instances of the XPS IIC Interface


- Right-click on XPS IIC Interface
- Select **Add IP...**
- Repeat for second instance



Add Standard IP

■ Add Video Controller

- Right-click on **XPS TFT**
- Select **Add IP...**




Note: Presentation applies to the ML507

Add Standard IP


■ Add PS/2 Interface

- Right-click on **XPS PS2 Interface**
- Select **Add IP...**



Add Standard IP


- Add an Inverter
 - Right-click on **Utility Vector Logic**
 - Select **Add IP...**



Connect Buses


- Expand these instances:

- **xps_gpio_0**, **xps_gpio_1**, **xps_gpio_3**, **xps_iic_0**, and **xps_iic_1**
- Connect them to **plb_v46_0**



Connect Buses


- Expand this instance:
 - xps_ps2_0
 - Connect it to plb_v46_0



Connect Buses

- Expand this instance:

- xps_tft_0
- Connect both the **MPLB** and the **SPLB** to **plb_v46_0**




IP Configuration

Configure IP


■ Configure the GPIO IP

- Right-click on the **xps_gpio_0**
- Select **Configure IP...**



Configure IP

- Under the **User** tab:
 - Select **Common**
 - Check **Enable Channel 2**




Note: Presentation applies to the ML507

Configure IP

- **Under the User tab:**


- Select **Channel 1**
- Set GPIO2 Data Channel Width to **2** (Error LEDs)



Configure IP


- **Under the User tab:**

- Select **Channel 2**
- Set GPIO2 Data Channel Width to **1** (Piezo transducer)




Configure IP

- **Configure the GPIO IP**
 - Right-click on the **xps_gpio_1**
 - Select **Configure IP...**



Configure IP

- Under the **User** tab:
 - Select **Common**
 - Check **Enable Channel 2**




Note: Presentation applies to the ML507

Configure IP

- **Under the User tab:**


- Select **Channel 1**
- Set GPIO2 Data Channel Width to **3** (Rotary Encoder/Push Button)
- Set Channel 1 is Input Only to **TRUE**



Configure IP


▪ Under the User tab:

- Select **Channel 2**
- Set GPIO2 Data Channel Width to **2** (SMA Diff CLK In)
- Set Channel 2 is Input Only to **TRUE**



Configure IP

- **Configure the GPIO IP**
 - Right-click on the **xps_gpio_2**
 - Select **Configure IP...**




Note: Presentation applies to the ML507

Configure IP


- **Under the User tab:**

- Select **Channel 1**
- Set GPIO2 Data Channel Width to **7** (LCD Display)



Configure IP

- **Configure the SRAM**
 - Right-click on the **SRAM**
 - Select **Configure IP...**




Note: Presentation applies to the ML507

Configure IP

- **Under the User tab:**


- Select **Common**
- Set Number of Memory Banks to **2**
- Set number of MCH Channels to **2**



Configure IP

▪ Under the User tab:


- Select **Bank 1**
- Set Data Bus Width of Bank 1 to **16**
- Set Data Width Matching to **True**



Configure IP

▪ Under the User tab, Bank 1:


- Set TCEDV and TAVDV to: **110000**
- Set THZCE to: **35000**
- Set THZOE to: **15000**
- Set TWC to: **110000**



Configure IP

- Under the User tab, Bank 1:


- Set TWP to: **70000**
- Set TLZWE to: **35000**



Configure IP


■ Configure the PS/2 Interface

- Right-click on the **xps_ps2_0**
- Select **Configure IP...**



Configure IP

- Under the **User** tab:
 - Select **Common**
 - Check **Enable Port 2**




Note: Presentation applies to the ML507

Configure IP

- **Configure the DVI Interface**


- Right-click on the **xps_tft_0**
- Select **Configure IP...**



Configure IP

- Under the User tab:


- Select **All**
- Set Base Address of PLB Attached Video Memory to **0x00000000**



Configure IP

■ Configure the Clock Generator

- Select the Bus Interfaces Tab
- Right-click on the **clock_generator**
- Select **Configure IP...**



Configure IP

- Under the **System** tab:

- Select **xps_tft_0** → **SYS_TFT_Clk**
- Set the frequency to **25 MHz**

System | Ports Overview | Low-level Parameters

Input Clock

Net name: Frequency: MHz

Component	Frequency (MHz)	Phase	Buffered
[-] RS232_Uart_1			
rclk	<input type="text" value="0.000000"/>	<input type="text" value="0"/>	<input type="text" value="TRUE"/>
xin	<input type="text" value="0.000000"/>	<input type="text" value="0"/>	<input type="text" value="TRUE"/>
[-] RS232_Uart_2			
rclk	<input type="text" value="0.000000"/>	<input type="text" value="0"/>	<input type="text" value="TRUE"/>
xin	<input type="text" value="0.000000"/>	<input type="text" value="0"/>	<input type="text" value="TRUE"/>
[-] proc_sys_reset_0			
Slowest_sync_clk	<input type="text" value="100.000000"/>	<input type="text" value="0"/>	<input type="text" value="TRUE"/>
[-] xps_tft_0			
DCR_Clk	<input type="text" value="0.000000"/>	<input type="text" value="0"/>	<input type="text" value="TRUE"/>
SYS_TFT_Clk	<input type="text" value="25.000000"/>	<input type="text" value="0"/>	<input type="text" value="TRUE"/>
[-] Feedback Clocks			
CLKFBIN	<input type="text" value="100.000000"/>		
CLKFBOUT	<input type="text" value="100.000000"/>		
Top-Level Output Clock Ports			

Configure IP

- **Under the System tab:**

- Select **proc_sys_reset_0** → **Slowest_sync_clk**
- Set the frequency to **25 MHz**

System | Ports Overview | Low-level Parameters


Input Clock

Net name: Frequency: MHz

Component	Frequency (MHz)	Phase	Buffered
[-] RS232_Uart_1			
rclk	<input type="text" value="0.000000"/>	<input type="text" value="0"/>	<input type="text" value="TRUE"/>
xin	<input type="text" value="0.000000"/>	<input type="text" value="0"/>	<input type="text" value="TRUE"/>
[-] RS232_Uart_2			
rclk	<input type="text" value="0.000000"/>	<input type="text" value="0"/>	<input type="text" value="TRUE"/>
xin	<input type="text" value="0.000000"/>	<input type="text" value="0"/>	<input type="text" value="TRUE"/>
[-] proc_sys_reset_0			
Slowest_sync_clk	<input type="text" value="25.000000"/>	<input type="text" value="0"/>	<input type="text" value="TRUE"/>
[-] xps_tft_0			
DCR_Clk	<input type="text" value="0.000000"/>	<input type="text" value="0"/>	<input type="text" value="TRUE"/>
SYS_TFT_Clk	<input type="text" value="25.000000"/>	<input type="text" value="0"/>	<input type="text" value="TRUE"/>
[-] Feedback Clocks			
CLKFBIN	<input type="text" value="100.000000"/>		
CLKFBOUT	<input type="text" value="100.000000"/>		
Top-Level Output Clock Ports			

Configure IP


- **Configure the Utility Vector Logic**
 - Right-click on the **util_vector_logic_0**
 - Select **Configure IP...**



Configure IP

▪ Under the User tab:


- Select **All**
- Set Type of Vector Operation To Perform to **not**
- Set Size of The Vector to **1**



Connect IP Ports

Connect Ports


- Select the Ports tab
- Expand this instance:
 - xps_gpio_0
 - Select **Make External** for the **GPIO_IO** and **GPIO2_IO** ports



Connect Ports

- Expand this instance:


- xps_gpio_1
- Select **Make External** for the **GPIO_IO** and **GPIO2_IO** ports



Connect Ports

- Expand this instance:


- xps_gpio_2
- Select **Make External** for the **GPIO_IO** port



Connect Ports

- Expand this instance:


- xps_iic_0
- Select **Make External** for the **Sda** and **Scl** ports



Connect Ports

- Expand this instance:


- **xps_iic_1**
- Select **Make External** for the **Sda** and **Scl** ports



Connect Ports

- Expand this instance:


- **SRAM**
- Select **Make External** for the **Mem_LBON** port



Connect Ports


- Expand this instance:

- xps_tft_0
- Select **Make External** for TFT_HSYNC, TFT_VSYNC, TFT_DE, TFT_DVI_CLK_P, TFT_DVI_CLK_N, and TFT_DVI_DATA



Connect Ports


- For instance **xps_tft_0**:
 - Select **Make External** for TFT_IIC_SCL and TFT_IIC_SDA ports



Connect Ports

- Expand this instance:


- xps_ps2_0
- Select **New Connection** for IP2INTC_Irpt_1 and IP2INTC_Irpt_2 ports



Connect Ports


- For instance **xps_ps2_0**:

- Select **Make External** for **PS2_1_DATA**, **PS2_1_CLK**, **PS2_2_DATA**, and **PS2_2_CLK** ports



Connect Ports


- **Expand this instance:**
 - **util_vector_logic_0**
 - Connect **Op1** to **sys_periph_reset**
 - Connect **Res** to **sys_periph_reset_n**



Connect Ports

Expand External Ports

- Set `fpga_0_SRAM_Mem_CEN_pin` and `fpga_0_SRAM_Mem_OEN_pin` to a range of `[0:1]`




Note: Presentation applies to the ML507

Connect Ports

■ Add an External Port


- Click **Add External Port**
- Pin name: **vga_reset_pin**
- Net name: **sys_periph_reset_n**, Dir: **O**, Class: **RST**, Reset Polarity: **0**



Connect Ports


- **Expand this instance:**

- **xps_intc_0**
- Click on the gray Intr area to open the Interrupts dialog




Connect Ports

- Add this interrupt:
 - xps_ps2_0_IP2INTC_Irpt_1



Connect Ports


- Add this interrupt:
 - xps_ps2_0_IP2INTC_Irpt_2



Generate Addresses

Generate Addresses

- **Select the Addresses tab**
 - Click the **Generate Addresses** Button



The screenshot shows the Xilinx Platform Studio interface with the 'Addresses' tab selected. The 'Generate Addresses' button is visible in the top right corner of the tab. The main table displays the address map for the 'ppc440_0' instance, listing various components and their base addresses, high addresses, sizes, and bus interfaces.

Instance	Base Name	Base Address	High Address	Size	Bus Interface(s)	Bus Name
ppc440_0's Address Map						
ppc440_0	C_IDCR_BASEADDR	0B00000000	0B00111111	256	Not Connected	
ppc440_0	C_SPLB0_RNG_MC_BASEADDR	0x00000000	0x0FFFFFFF	256M	Not Connected	
DDR2_SDRAM	C_MEM_BASEADDR	0x00000000	0x0FFFFFFF	256M	PPC440MC	ppc440_0_PPC440MC
Push_Buttons_5Bit	C_BASEADDR	0x81400000	0x8140FFFF	64K	SPLB	plb_v46_0
LEDs_Positions	C_BASEADDR	0x81420000	0x8142FFFF	64K	SPLB	plb_v46_0
LEDs_8Bit	C_BASEADDR	0x81440000	0x8144FFFF	64K	SPLB	plb_v46_0
DIP_Switches_8Bit	C_BASEADDR	0x81460000	0x8146FFFF	64K	SPLB	plb_v46_0
xps_gpio_2	C_BASEADDR	0x81480000	0x8148FFFF	64K	SPLB	plb_v46_0
xps_gpio_1	C_BASEADDR	0x814A0000	0x814AFFFF	64K	SPLB	plb_v46_0
xps_gpio_0	C_BASEADDR	0x814E0000	0x814EFFFF	64K	SPLB	plb_v46_0
IIC_EEPROM	C_BASEADDR	0x81600000	0x8160FFFF	64K	SPLB	plb_v46_0
xps_iic_0	C_BASEADDR	0x81620000	0x8162FFFF	64K	SPLB	plb_v46_0
xps_iic_1	C_BASEADDR	0x81640000	0x8164FFFF	64K	SPLB	plb_v46_0
xps_intc_0	C_BASEADDR	0x81800000	0x8180FFFF	64K	SPLB	plb_v46_0
Hard_Ethernet_MAC_fifo	C_BASEADDR	0x81A00000	0x81A0FFFF	64K	SPLB	plb_v46_0

Note: Presentation applies to the ML507

Generate Addresses

■ The new addresses appear

Xilinx Platform Studio - C:\ml507_bsb_std_ip_ppc440\ml507_bsb_system.xmp - [System Assembly View]

File Edit View Project Hardware Software Device Configuration Debug Simulation Window Help

Bus Interfaces Ports Addresses Generate Addresses

Instance	Base Name	Base Address	High Address	Size	Bus Interface(s)	Bus Name
ppc440_0's Address Map						
ppc440_0	C_IDCR_BASEADDR	0B00000000	0B00111111	256	Not Connected	
ppc440_0	C_SPLB0_RNG_MC_BASEADDR	0x00000000	0x0FFFFFFF	256M	Not Connected	
DDR2_SDRAM	C_MEM_BASEADDR	0x00000000	0x0FFFFFFF	256M	PPC440MC	ppc440_0_PPC440MC
Push_Buttons_5Bit	C_BASEADDR	0x81400000	0x8140FFFF	64K	SPLB	plb_v46_0
LEDs_Positions	C_BASEADDR	0x81420000	0x8142FFFF	64K	SPLB	plb_v46_0
LEDs_8Bit	C_BASEADDR	0x81440000	0x8144FFFF	64K	SPLB	plb_v46_0
DIP_Switches_8Bit	C_BASEADDR	0x81460000	0x8146FFFF	64K	SPLB	plb_v46_0
xps_gpio_2	C_BASEADDR	0x81480000	0x8148FFFF	64K	SPLB	plb_v46_0
xps_gpio_1	C_BASEADDR	0x814A0000	0x814AFFFF	64K	SPLB	plb_v46_0
xps_gpio_0	C_BASEADDR	0x814E0000	0x814EFFFF	64K	SPLB	plb_v46_0
IIC_EEPROM	C_BASEADDR	0x81600000	0x8160FFFF	64K	SPLB	plb_v46_0
xps_iic_0	C_BASEADDR	0x81620000	0x8162FFFF	64K	SPLB	plb_v46_0
xps_iic_1	C_BASEADDR	0x81640000	0x8164FFFF	64K	SPLB	plb_v46_0
xps_intc_0	C_BASEADDR	0x81800000	0x8180FFFF	64K	SPLB	plb_v46_0
Hard_Ethernet_MAC_fifo	C_BASEADDR	0x81A00000	0x81A0FFFF	64K	SPLB	plb_v46_0
Hard_Ethernet_MAC	C_BASEADDR	0x81C00000	0x81C0FFFF	64K	SPLB	plb_v46_0
SysACE_CompactFlash	C_BASEADDR	0x83600000	0x8360FFFF	64K	SPLB	plb_v46_0
RS232_Uart_2	C_BASEADDR	0x83E00000	0x83E0FFFF	64K	SPLB	plb_v46_0
RS232_Uart_1	C_BASEADDR	0x83E20000	0x83E2FFFF	64K	SPLB	plb_v46_0
xps_ps2_0	C_BASEADDR	0x86A00000	0x86A0FFFF	64K	SPLB	plb_v46_0
SRAM	C_MEM1_BASEADDR	0x86C80000	0x86C8FFFF	64K	SPLB	plb_v46_0
SRAM	C_MEM0_BASEADDR	0x86D00000	0x86DFFFFF	1M	SPLB	plb_v46_0
xps_tft_0	C_SPLB_BASEADDR	0x86E00000	0x86E0FFFF	64K	SPLB	plb_v46_0
ppc440_0	C_SPLB0_RNG0_MPLB_BASEADDR	0x90000000	0x9FFFFFFF	256M	Not Connected	
xps_bram_if_cntlr_1	C_BASEADDR	0xFFFF0000	0xFFFFFFFF	64K	SPLB	plb_v46_0
ppc440_0	C_SPLB1_RNG_MC_BASEADDR			0	Not Connected	

System Assembly View

Generate Addresses

- The Flash is 32 Megabytes

- Set C_MEM1_BASEADDR to 32M
- Click the **Generate Addresses** Button again

Xilinx Platform Studio - C:\ml507_bsb_std_ip_ppc440\ml507_bsb_system.xmp - [System Assembly View]

File Edit View Project Hardware Software Device Configuration Debug Simulation Window Help


Bus Interfaces Ports Addresses

Instance	Base Name	Base Address	High Address	Size	Bus Interface(s)	Bus Name
IIC_EEPROM	C_BASEADDR	0x81600000	0x8160FFFF	8M	SPLB	plb_v46_0
xps_iic_0	C_BASEADDR	0x81620000	0x8162FFFF	16M	SPLB	plb_v46_0
xps_iic_1	C_BASEADDR	0x81640000	0x8164FFFF	32M	SPLB	plb_v46_0
xps_intc_0	C_BASEADDR	0x81800000	0x8180FFFF	64M	SPLB	plb_v46_0
Hard_Ethernet_MAC_fifo	C_BASEADDR	0x81A00000	0x81A0FFFF	128M	SPLB	plb_v46_0
Hard_Ethernet_MAC	C_BASEADDR	0x81C00000	0x81C0FFFF	256M	SPLB	plb_v46_0
SysACE_CompactFlash	C_BASEADDR	0x83600000	0x8360FFFF	512M	SPLB	plb_v46_0
RS232_Uart_2	C_BASEADDR	0x83E00000	0x83E0FFFF	1G	SPLB	plb_v46_0
RS232_Uart_1	C_BASEADDR	0x83E20000	0x83E2FFFF	2G	SPLB	plb_v46_0
xps_ps2_0	C_BASEADDR	0x86A00000	0x86A0FFFF	U	SPLB	plb_v46_0
SRAM	C_MEM1_BASEADDR	0x86C80000	0x86C7FFFF	32M	SPLB	plb_v46_0
SRAM	C_MEM0_BASEADDR	0x86D00000	0x86DFFFFF	1M	SPLB	plb_v46_0
xps_tft_0	C_SPLB_BASEADDR	0x86E00000	0x86E0FFFF	64K	SPLB	plb_v46_0
ppc440_0	C_SPLB0_RNGO_MPLB_BASEADDR	0x90000000	0x9FFFFFFF	256M	Not Connected	
xps_bram_if_cntlr_1	C_BASEADDR	0xFFFF0000	0xFFFFFFFF	64K	SPLB	plb_v46_0
ppc440_0	C_SPLB1_RNG_MC_BASEADDR			U	Not Connected	

System Assembly View

Generate Addresses

- The new addresses appear
 - The FLASH now has a full 32M address range



Xilinx Platform Studio - C:\ml507_bsb_std_ip_ppc440\ml507_bsb_system.xmp - [System Assembly View]

File Edit View Project Hardware Software Device Configuration Debug Simulation Window Help


Bus Interfaces Ports Addresses

Instance	Base Name	Base Address	High Address	Size	Bus Interface(s)	Bus Name
IIC_EEPROM	C_BASEADDR	0x81600000	0x8160FFFF	64K	SPLB	plb_v46_0
xps_iic_0	C_BASEADDR	0x81620000	0x8162FFFF	64K	SPLB	plb_v46_0
xps_iic_1	C_BASEADDR	0x81640000	0x8164FFFF	64K	SPLB	plb_v46_0
xps_intc_0	C_BASEADDR	0x81800000	0x8180FFFF	64K	SPLB	plb_v46_0
Hard_Ethernet_MAC_fifo	C_BASEADDR	0x81A00000	0x81A0FFFF	64K	SPLB	plb_v46_0
Hard_Ethernet_MAC	C_BASEADDR	0x81C00000	0x81C0FFFF	64K	SPLB	plb_v46_0
SysACE_CompactFlash	C_BASEADDR	0x83600000	0x8360FFFF	64K	SPLB	plb_v46_0
RS232_Uart_2	C_BASEADDR	0x83E00000	0x83E0FFFF	64K	SPLB	plb_v46_0
RS232_Uart_1	C_BASEADDR	0x83E20000	0x83E2FFFF	64K	SPLB	plb_v46_0
xps_ps2_0	C_BASEADDR	0x86A00000	0x86A0FFFF	64K	SPLB	plb_v46_0
xps_tft_0	C_SPLB_BASEADDR	0x86E00000	0x86E0FFFF	64K	SPLB	plb_v46_0
SRAM	C_MEM0_BASEADDR	0x8D000000	0x8D0FFFFF	1M	SPLB	plb_v46_0
SRAM	C_MEM1_BASEADDR	0x8E000000	0x8FFFFFFF	32M	SPLB	plb_v46_0
ppc440_0	C_SPLB0_RNGO_MPLB_BASEADDR	0x90000000	0x9FFFFFFF	256M	Not Connected	
xps_bram_if_cntlr_1	C_BASEADDR	0xFFFF0000	0xFFFFFFFF	64K	SPLB	plb_v46_0
ppc440_0	C_SPLB1_RNG_MC_BASEADDR			0	Not Connected	

System Assembly View

Generate Addresses

- Expand this instance:
 - ppc440_0
 - Connect **SPLB0** to plb_v46_0




Note: See [AR 32699](#) for details on SPLB0 and Address Generation

Generate Addresses

■ Configure the PPC440 SPLB0 Interface

- Right-click on the **ppc440_0**
- Select **Configure IP...**



Generate Addresses

- Make the following settings
 - Check Allow SPLB0 to Access MPLB Addr
 - Set Number of MPLB Addr Ranges to 1
 - Set MPLB0 Range0 from **0x90000000** to **0x9FFFFFFF**

The screenshot shows the 'Addresses' tab in the Xilinx ISE configuration tool for the device 'ppc440_0: ppc440_virtex5_v1_01_a'. The 'SPLB0' section is highlighted with a red box, indicating the settings for the first SPLB. The 'Allow SPLB0 to Access MPLB Addr' checkbox is checked, and the 'Number of MPLB Addr Ranges' is set to 1. The 'MPLB Range0' is also highlighted with a red box, showing the 'Base Addr' as 0x90000000 and the 'High Addr' as 0x9FFFFFFF. The 'SPLB1' section is also visible, but its settings are not highlighted.

MemCon	Cache	Bus Features	DMA	Reset	APU	Memory Controller	Misc	Buses
MemCon								
Base Address of Memory		High Address of Memory						
DCR								
Internal DCR Register Base Address		0b0000000000		Internal DCR Register High Address		0b0011111111		
SPLB0								
Allow SPLB0 to Access MPLB Addr		<input checked="" type="checkbox"/>		Number of MPLB Addr Ranges		1		
	MemCon Range	MPLB Range0	MPLB Range1	MPLB Range2	MPLB Range3			
Base Addr	0xffffffff	0x90000000	0xffffffff	0xffffffff	0xffffffff			
High Addr	0x00000000	0x9FFFFFFF	0x00000000	0x00000000	0x00000000			
SPLB1								
Allow SPLB1 to Access MPLB Addr		<input type="checkbox"/>		Number of MPLB Address Ranges		0		
	MemCon Range	MPLB Range0	MPLB Range1	MPLB Range2	MPLB Range3			
Base Addr	0xffffffff	0xffffffff	0xffffffff	0xffffffff	0xffffffff			
High Addr	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000			

Generate Addresses

- **Select the Addresses tab**

- Set **C_SPLB0_RNG_MC_BASEADDR** to **256M**
- Address range should be **0x00000000** to **0x0FFFFFFF**


The screenshot shows the Xilinx Platform Studio interface with the 'Addresses' tab selected. The 'Generate Addresses' button is visible in the top right corner of the tab. The main table displays the address map for the 'ppc440_0' instance, listing various components and their assigned address ranges.

Instance	Base Name	Base Address	High Address	Size	Bus Interface(s)	Bus Name
ppc440_0's Address Map						
ppc440_0	C_IDCR_BASEADDR	0B00000000	0B00111111	256	Not Connected	
ppc440_0	C_SPLB0_RNG_MC_BASEADDR	0x00000000	0x0FFFFFFF	256M	Not Connected	
ppc440_0	C_SPLB0_RNG_MC_BASEADDR	0x00000000	0x0FFFFFFF	256M	SPLB0	plb_v46_0
DDR2_SDRAM	C_MEM_BASEADDR	0x00000000	0x0FFFFFFF	256M	PPC440MC	ppc440_0_PPC440MC
Push_Buttons_5Bit	C_BASEADDR	0x81400000	0x8140FFFF	64K	SPLB	plb_v46_0
LEDs_Positions	C_BASEADDR	0x81420000	0x8142FFFF	64K	SPLB	plb_v46_0
LEDs_8Bit	C_BASEADDR	0x81440000	0x8144FFFF	64K	SPLB	plb_v46_0
DIP_Switches_8Bit	C_BASEADDR	0x81460000	0x8146FFFF	64K	SPLB	plb_v46_0
xps_gpio_2	C_BASEADDR	0x81480000	0x8148FFFF	64K	SPLB	plb_v46_0
xps_gpio_1	C_BASEADDR	0x814A0000	0x814AFFFF	64K	SPLB	plb_v46_0
xps_gpio_0	C_BASEADDR	0x814E0000	0x814EFFFF	64K	SPLB	plb_v46_0
IIC_EEPROM	C_BASEADDR	0x81600000	0x8160FFFF	64K	SPLB	plb_v46_0
xps_iic_0	C_BASEADDR	0x81620000	0x8162FFFF	64K	SPLB	plb_v46_0
xps_iic_1	C_BASEADDR	0x81640000	0x8164FFFF	64K	SPLB	plb_v46_0
xps_intc_0	C_BASEADDR	0x81800000	0x8180FFFF	64K	SPLB	plb_v46_0

Software Configuration

Software Platform Settings

- **Configure the Software Platform**
 - Select **Software** → **Software Platform Settings...** (1)



Software Platform Settings

■ Under Software Platform

- Set OS to **xilkernel**
- Select **xilmfs**,
xilflash,
xilfatfs, and
lwip130

Software Platform Settings -- Deprecated

Processor Information
Processor Instance:

Software Platform
OS and Lib Configuration Drivers

Processor Settings
CPU Driver: CPU Driver Version:

Processor Parameters:

Name	Current Value	Default Value	Type	Description
ppc440_0				

OS & Library Settings
OS: Version: Xilkernel is a simple and lightweight kernel that


Use	Library	Version	Description
<input checked="" type="checkbox"/>	xilmfs	<input type="text" value="1.00.a"/>	Xilinx Memory File System
<input type="checkbox"/>	xilisf	<input type="text" value="1.00.a"/>	Xilinx In-system and Serial Flash Library
<input checked="" type="checkbox"/>	xilflash	<input type="text" value="1.01.a"/>	Xilinx Flash library for Intel/AMD CFI compliant par
<input checked="" type="checkbox"/>	xilfatfs	<input type="text" value="1.00.a"/>	Provides read/write routines to access files stored i
<input checked="" type="checkbox"/>	lwip130	<input type="text" value="1.00.b"/>	lwIP TCP/IP Stack library: lwIP v1.3.0, Xilinx adapte

OK Cancel Help

Software Platform Settings


- Under OS and Libraries, Configuration for OS, set these xilkernel settings:

- systmr_freq = **400000000**
- pthread_stack_size = **32768**
- max_pthread_mutex = **20**
- max_readyq = **20**
- config_time = **true**
- max_tmrs = **20**
- config_sema = **true**
- max_sem = **50**
- max_sem_waitq = **20**
- enhanced_features = **true**
- config_yield = **true**
- stdin = **RS232_Uart_1**
- stdout = **RS232_Uart_1**
- sysintc_spec = **xps_intc_0**



Software Platform Settings


- Under OS and Libraries, Configuration for OS
 - Click static_pthread_table



Software Platform Settings

- **Edit the static_thread_table**


- Click Add
- Set **pthread_start_func = main_thread**
- Set **pthread_prio = 1**



Software Platform Settings

- Under OS and Libraries, Configuration for Libraries, make these settings

- numbytes = **400000**
- base_address = **0x8d000000**
 - sram flash address
- int_type to **MFSINIT_IMAGE**
- need_utils = **true**
- num_parts: 1
- base_address = **0x8e000000**
 - sram address
- CONFIG_WRITE = **true**
- CONFIG_DIR_SUPPORT = **true**
- api_mode = **SOCKET_API**




Create MFS Image

Create MFS Image


- **Open an EDK shell**

- Select Project →
Launch
EDK Shell (1)



Create MFS Image

- At the bash prompt, type (1):
`cd sw/standalone/lwipdemo/memfs`
`mfsngen -cvbfs ../image.mfs 750 *`




```
Xilinx Cygwin Shell
bash-2.05$ cd sw/standalone/lwipdemo/memfs
bash-2.05$ mfsngen -cvbfs ../image.mfs 750 *
mfsngen
Xilinx EDK 11.1 EDK_L.29.1
Copyright (c) 2004 Xilinx, Inc. All rights reserved.

css:
main.css 744
images:
logo.gif 1148
ml505.jpg 44176
index.html 2870
js:
main.js 7248
lwip.pdf 91305
yui:
anim.js 12580
conn.js 11633
dom.js 10855
event.js 14309
yahoo.js 5354
MFS block usage (used / free / total) = 406 / 344 / 750
Size of memory is 399000 bytes
Block size is 532
mfsngen done!
bash-2.05$
```

Compile Standard IP Design


Generate the ELF Files

- **Generate the libraries needed to create the bitstream**
 - Select **Software** → **Generate Libraries and BSPs** (1)




Generate the ELF Files

- **Compile the Software Applications and create an executable (executable.elf)**
 - Select **Software** → **Build All User Applications** (1)



Generate the Bitstream

- Create the hardware design, ml507_bsb_system.bit that is located in <project directory>/implementation
 - Select **Hardware** → **Generate Bitstream** (1)




Loading a Bootloop ELF into the Block RAM

- A concatenated software/hardware file, known as an ACE file, is useful for loading large programs, such as a Linux, VxWorks, or U-Boot into the external memory
- A bootloop program must be used to occupy the processor until the software is loaded into memory
- The following pages show how to initialize a bootloop program into Block RAM and to test its existence


Loading a Bootloop ELF into the Block RAM

- **Update the bitstream (download.bit) with a bootloop ELF file (ppc440_0.elf)**
 - Select **Device Configuration** → **Update Bitstream** (1)




Loading a Bootloop ELF into the Block RAM

- Load the new design onto the FPGA and load the bootloop program into the Block RAM
 - Select **Device Configuration** → **Download Bitstream** (1)





Loading a Bootloop ELF into the Block RAM

- A memory read can be executed to test if bootloop was successfully loaded
 - Select **Debug** → **Launch XMD** (1)




Loading a Bootloop ELF into the Block RAM

- The first time XMD runs on a project, the XMD Debug options must be set



Loading a Bootloop ELF into the Block RAM

- XMD opens and connects to the processor, using the default options



The screenshot shows a terminal window titled "D:\XILINX_L.33.3.1\EDK\bin\nt\xbash.exe". It displays the configuration for a PowerPC440 processor, including device IDs, IR lengths, and part names. Below this, it shows the processor configuration details such as version, user ID, and various cache/buffer settings. At the bottom, it confirms the connection to the "ppc" target and the starting of the GDB server.

```
D:\XILINX_L.33.3.1\EDK\bin\nt\xbash.exe


-----
Device      ID Code      IR Length   Part Name
-----
1           f5059093      16          XCF32P
2           f5059093      16          XCF32P
3           59608093      8           XC9500XL
4           0a001093      8           System_ACE_CF
5           632c6093      10          XC5UF70T

PowerPC440 Processor Configuration
-----
Version.....0x7ff21912
User ID.....0x00f00002
No of PC Breakpoints.....4
No of Addr/Data Watchpoints.....2
User Defined Address Map to access Special PowerPC Features using XMD:
    I-Cache <Data>.....0x10000000 - 0x10007fff
    I-Cache <TAG>.....0x10010000 - 0x10017fff
    D-Cache <Data>.....0x10020000 - 0x10027fff
    D-Cache <TAG>.....0x10030000 - 0x10037fff
    DCR.....0x10040000 - 0x10040fff
    TLB.....0x10050000 - 0x10053fff

Connected to "ppc" target. id = 0
Starting GDB server for "ppc" target <id = 0> at TCP port no 1234
XMD%
```


Loading a Bootloop ELF into the Block RAM

- To execute a memory read, type
mrd 0xffffffffc
- This will read the memory address at the reset vector; the value should be 0x48000000 as shown below



```
G:\XILINX_L.33.3.1\EDK\bin\nt\xbash.exe
2      f5059093      16      XCF32P
3      59608093      8       XC9500XL
4      0a001093      8       System_ACE_CF
5      632c6093      10      XC5VFX70T

PowerPC440 Processor Configuration
-----
Version.....0x7ff21912
User ID.....0x00f00002
No of PC Breakpoints.....4
No of Addr/Data Watchpoints.....2
User Defined Address Map to access Special PowerPC Features using XMD:
    I-Cache <Data>.....0x10000000 - 0x10007fff
    I-Cache <TAG>.....0x10010000 - 0x10017fff
    D-Cache <Data>.....0x10020000 - 0x10027fff
    D-Cache <TAG>.....0x10030000 - 0x10037fff
    DCR.....0x10040000 - 0x10040fff
    TLB.....0x10050000 - 0x10053fff


Connected to "ppc" target. id = 0
Starting GDB server for "ppc" target (id = 0) at TCP port no 1234
XMD% mrd 0xffffffffc
FFFFFFFFC:  48000000

XMD%
```

Running the Lwipdemo Application

- Download the MFS image:

dow -data sw/standalone/lwipdemo/image.mfs 0x8d000000



```
G:\XILINX_L33.3.1\EDK\bin\nt\xbash.exe
PowerPC440 Processor Configuration
-----
Version.....0x7ff21912
User ID.....0x00f00002
No of PC Breakpoints.....4
No of Addr/Data Watchpoints.....2
User Defined Address Map to access Special PowerPC Features using XMD:
    I-Cache <Data>.....0x10000000 - 0x10007fff
    I-Cache <TAG>.....0x10010000 - 0x10017fff
    D-Cache <Data>.....0x10020000 - 0x10027fff
    D-Cache <TAG>.....0x10030000 - 0x10037fff
    DCR.....0x10040000 - 0x10040fff
    TLB.....0x10050000 - 0x10053fff

Connected to "ppc" target. id = 0
Starting GDB server for "ppc" target (id = 0) at TCP port no 1234
XMD% mrd 0xffffffffc
FFFFFFFFC:  48000000


XMD% dow -data sw/standalone/lwipdemo/image.mfs 0x8d000000
System Reset .... DONE
Downloading Data File -- sw/standalone/lwipdemo/image.mfs at 0x8d000000
XMD%
```

Running the Lwipdemo Application

- Download and run the Lwipdemo Application:

dow ppc440_0/code/lwipdemo.elf


con



```
C:\D:\XILINX_L.33.3.1\EDK\bin\nt\xbash.exe
XMD% dow ppc440_0/code/lwipdemo.elf
System Reset .... DONE
Downloading Program -- ppc440_0/code/lwipdemo.elf
section, .vectors: 0x00000000-0x000004af
section, .text: 0x000004b0-0x000278a3
section, .init: 0x000278a4-0x000278c7
section, .fini: 0x000278c8-0x000278e7
section, .boot0: 0xffffffff-0xffffffffa7
section, .boot: 0xfffffffffc-0xffffffffff
section, .rodata: 0x000278e8-0x00029bba
section, .data: 0x00029bbc-0x0002a183
section, .got2: 0x0002a184-0x0002a19f
section, .ctors: 0x0002a1a0-0x0002a1a7
section, .dtors: 0x0002a1a8-0x0002a1af
section, .eh_frame: 0x0002a1b0-0x0002a1ff
section, .jcr: 0x0002a200-0x0002a203
section, .sdata: 0x0002a204-0x0002a267
section, .sbss: 0x0002a268-0x0002a35b
section, .bss: 0x0002a360-0x0014e127
section, .stack: 0x0014e128-0x0016e12f
section, .heap: 0x0016e130-0x0018e12f
Setting PC with Program Start Address 0xfffffffffc
XMD% con
Info:Processor started. Type "stop" to stop processor
RUNNING> XMD%
```

Running the Lwipdemo Application

- View the output in the terminal window



```
Tera Term - COM1 VT
File Edit Setup Control Window Help


-----lwIP Socket Mode Demo Application -----
Board IP: 192.168.1.10
Netmask : 255.255.255.0
Gateway : 192.168.1.1

-----
      Server      Port Connect With..
-----
      echo server      7 $ telnet <board_ip> 7
      tftp server      69 $ tftp -i 192.168.1.10 PUT <source-file>
      http server      80 Point your web browser to http://192.168.1.10

auto-negotiated link speed: 1000
```


Running the Lwipdemo Application

- Open a web browser to address 192.168.1.10




Running the Lwipdemo Application

- Click the Toggle LEDs button; view change on ML507



Running the Lwipdemo Application

- The Lwipdemo application shows the web transaction for the button push



The screenshot shows a Tera Term window titled "Tera Term - COM1 VT". The window contains the following text:


```
-----lwIP Socket Mode Demo Application -----  
Board IP: 192.168.1.10  
Netmask : 255.255.255.0  
Gateway : 192.168.1.1  
  
-----  
Server      Port  Connect With..  
-----  
echo server    7  $ telnet <board_ip> 7  
tftp server    69  $ tftp -i 192.168.1.10 PUT <source-file>  
http server    80  Point your web browser to http://192.168.1.10  
  
auto-negotiated link speed: 1000  
http POST: switch state: 0  
http POST: ledstatus: FFFFFFFF
```

Create an ACE File

Create an ACE File

- **Open an EDK shell**

- Select **Project** →
**Launch Xilinx
BASH Shell (1)**



Create an ACE File

- At the bash prompt, type (1):

cd ace

./genace_iic_ddr2.sh




```
C:\D:\XILINX_L.33.3.1\EDK\bin\nt\xbash.exe
bash-2.05$ cd ace
bash-2.05$ ./genace_iic_ddr2.sh
```

The screenshot shows a terminal window titled "C:\D:\XILINX_L.33.3.1\EDK\bin\nt\xbash.exe". The terminal has a black background with white text. It shows two lines of commands being entered at the "bash-2.05\$" prompt: "cd ace" and " ./genace_iic_ddr2.sh". The window includes standard Windows-style window controls (minimize, maximize, close) in the top right corner.

Create an ACE File

- This creates a concatenated (HW+SW) ACE file
 - Input: iic_dds2.elf, download.bit
- genace_iic_dds2.sh uses XMD and a genace.tcl script with ML507 appropriate options to generate an ACE file



```
C:\D:\XILINX_L33.3.1\EDK\bin\nt\xbash.exe
1      032c6093      10      xc5vfx70t_u

PowerPC440 Processor Configuration
-----
Version.....0x7ff21910
User ID.....0x00f00000
No of PC Breakpoints.....4
No of Addr/Data Watchpoints.....2
User Defined Address Map to access Special PowerPC Features using XMD:
  I-Cache <Data>.....0x70000000 - 0x70007fff
  I-Cache <TAG>.....0x70008000 - 0x7000ffff
  D-Cache <Data>.....0x78000000 - 0x78007fff
  D-Cache <TAG>.....0x78008000 - 0x7800ffff
  DCR.....0x78020000 - 0x78020fff
  TLB.....0x70020000 - 0x70023fff

Info:Processor started. Type "stop" to stop processor

RUNNING>
#####
Converting SVF file 'iic_dds2.svf' to SystemACE file 'iic_dds2.ace'
Executing 'impact -batch svf2ace.scr'

SystemACE file 'iic_dds2.ace' created successfully
bash-2.05$
```

Run ACE File


- **Copy iic_ddr2.ace to the ML50X\cfg6 directory on your CompactFlash card**
 - Important: Delete any existing ace files in this cfg6 directory
 - Note: Use a CompactFlash reader to mount the CompactFlash as a disk drive



Run ACE File

- Use the new ACE file


- Eject the CompactFlash from your PC and insert it back into the ML507
- Type **6** to run the newly created ACE file



```
Tera Term - COM1 VT
File Edit Setup Control Window Help
Welcome to the Xilinx Virtex-5 ML507 Evaluation Platform Bootloader Menu!
Please choose a demo by typing in the number of the demo you want to use
Or select a demo using the directional buttons (C,W,S,E,N)
  (Then press the center (C) button to start the selected demo)
1. Virtex-5 Slide Show
2. Web Server Demo
3. Simon Game
4. Board Diagnostics (XROM)
5. USB Demo
6. My own ACE file
7. Ring Tone Player
```

Run ACE File

- iic_ddr2 output after booting ACE file



The screenshot shows a Tera Term window titled "Tera Term - COM1 VT". The window has a menu bar with "File", "Edit", "Setup", "Control", "Window", and "Help". The main text area displays the following output:

```
ReadBuffer[42] = 69
ReadBuffer[43] = 80
ReadBuffer[44] = 1E
ReadBuffer[45] = 28
ReadBuffer[46] = 00
ReadBuffer[47] = 00
ReadBuffer[48] = 00
ReadBuffer[49] = 00
ReadBuffer[50] = 00
ReadBuffer[51] = 00
ReadBuffer[52] = 00
ReadBuffer[53] = 00
ReadBuffer[54] = 00
ReadBuffer[55] = 00
ReadBuffer[56] = 00
ReadBuffer[57] = 00
ReadBuffer[58] = 00
ReadBuffer[59] = 00
ReadBuffer[60] = 00
ReadBuffer[61] = 00
ReadBuffer[62] = 12
ReadBuffer[63] = C9
Test passed
```

References

Documentation

▪ Platform Studio

- Embedded Development Kit (EDK) Resources

<http://www.xilinx.com/tools/platform.htm>

- Embedded System Tools Reference Manual

http://www.xilinx.com/support/documentation/sw_manuals/xilinx11/est_rm.pdf

- EDK Concepts, Tools, and Techniques

http://www.xilinx.com/support/documentation/sw_manuals/xilinx11/edk_ctt.pdf

Documentation

▪ PLB v4.6 IP

- XPS Multi-Channel External Memory Controller (XPS MCH EMC) – DS575
http://www.xilinx.com/support/documentation/ip_documentation/xps_mch_emc.pdf
- XPS Thin Film Transistor (TFT) Controller – DS695
www.xilinx.com/support/documentation/ip_documentation/xps_tft.pdf
- XPS PS2 Controller – DS707
www.xilinx.com/support/documentation/ip_documentation/xps_ps2.pdf
- XPS IIC Bus Interface – DS606
http://www.xilinx.com/support/documentation/ip_documentation/xps_iic.pdf
- XPS General Purpose Input/Output (GPIO) – DS569
http://www.xilinx.com/support/documentation/ip_documentation/xps_gpio.pdf

Additional Documentation

Documentation

▪ Virtex-5

- Silicon Devices

<http://www.xilinx.com/products/devices.htm>

- Virtex-5 Multi-Platform FPGA

<http://www.xilinx.com/products/virtex5/index.htm>

- Virtex-5 Family Overview: LX, LXT, SXT, and FXT Platforms

http://www.xilinx.com/support/documentation/data_sheets/ds100.pdf

- Virtex-5 FPGA DC and Switching Characteristics Data Sheet

http://www.xilinx.com/support/documentation/data_sheets/ds202.pdf

Documentation

▪ Virtex-5

- Virtex-5 FPGA User Guide

http://www.xilinx.com/support/documentation/user_guides/ug190.pdf

- Virtex-5 FPGA Configuration User Guide

http://www.xilinx.com/support/documentation/user_guides/ug191.pdf

- Virtex-5 System Monitor User Guide

http://www.xilinx.com/support/documentation/user_guides/ug192.pdf

- Virtex-5 Packaging and Pinout Specification

http://www.xilinx.com/support/documentation/user_guides/ug195.pdf

Documentation

▪ Virtex-5 RocketIO

- RocketIO GTP Transceivers

<http://www.xilinx.com/products/virtex5/lxt.htm>

- RocketIO GTP Transceiver User Guide – UG196

http://www.xilinx.com/support/documentation/user_guides/ug196.pdf

- RocketIO GTX Transceivers

<http://www.xilinx.com/products/virtex5/fxt.htm>

- RocketIO GTX Transceiver User Guide – UG198

http://www.xilinx.com/support/documentation/user_guides/ug198.pdf

Documentation

▪ Design Resources

- IDS - ISE Design Suite

<http://www.xilinx.com/tools/designtools.htm>

- ISE Manuals

http://www.xilinx.com/support/documentation/dt_ise11-1.htm

- ISE Command Line Tools User Guide

http://www.xilinx.com/support/documentation/sw_manuals/xilinx11/devref.pdf

- ISE Development System Libraries Guide

http://www.xilinx.com/support/documentation/sw_manuals/xilinx11/virtex5_hdl.pdf

Documentation

▪ Additional Design Resources

- Customer Support

<http://www.xilinx.com/support>

- Xilinx Design Services:

<http://www.xilinx.com/xds>

- Titanium Dedicated Engineering:

<http://www.xilinx.com/titanium>

- Education Services:

<http://www.xilinx.com/education>

- Xilinx On Board (Board and kit locator):

<http://www.xilinx.com/products/devkits/boardsearch.htm>

Documentation

▪ Platform Studio

- Embedded Development Kit (EDK) Resources

<http://www.xilinx.com/tools/platform.htm>

- Embedded System Tools Reference Manual

http://www.xilinx.com/support/documentation/sw_manuals/xilinx11/est_rm.pdf

- EDK Concepts, Tools, and Techniques

http://www.xilinx.com/support/documentation/sw_manuals/xilinx11/edk_ctt.pdf

Documentation

▪ PowerPC 440

- Embedded Processor Block in Virtex-5 FPGAs Reference Guide – UG200
http://www.xilinx.com/support/documentation/user_guides/ug200.pdf
- PPC440 Virtex-5 Wrapper – DS621
http://www.xilinx.com/support/documentation/ip_documentation/ppc440_virtex5.pdf
- DDR2 Memory Controller for PowerPC 440 Processors – DS567
http://www.xilinx.com/support/documentation/ip_documentation/ppc440mc_ddr2.pdf

Documentation

▪ MicroBlaze

- MicroBlaze Processor

<http://www.xilinx.com/tools/microblaze.htm>

- MicroBlaze Processor Reference Guide – UG081

http://www.xilinx.com/support/documentation/sw_manuals/mb_ref_guide.pdf

Documentation

▪ ChipScope Pro

- ChipScope Pro 10.1i Serial IO Toolkit User Manual

http://www.xilinx.com/ise/verification/chipscope_pro_siotk_10_1_ug213.pdf

- ChipScope Pro 11.1 ChipScope Pro Software and Cores User Guide

[http://www.xilinx.com/support/documentation/
sw_manuals/xilinx11/chipscope_pro_sw_cores_11_1_ug029.pdf](http://www.xilinx.com/support/documentation/sw_manuals/xilinx11/chipscope_pro_sw_cores_11_1_ug029.pdf)

Documentation

▪ Memory Solutions

- Demos on Demand – Memory Interface Solutions with Xilinx FPGAs
http://www.demosondemand.com/clients/xilinx/001/page_new2/index.asp#35
- Xilinx Memory Corner
http://www.xilinx.com/products/design_resources/mem_corner
- Additional Memory Resources
<http://www.xilinx.com/support/software/memory/protected/index.htm>
- Xilinx Memory Interface Generator (MIG) 3.0 User Guide
http://www.xilinx.com/support/documentation/ip_documentation/ug086.pdf
- Memory Interfaces Made Easy with Xilinx FPGAs and the Memory Interface Generator
http://www.xilinx.com/support/documentation/white_papers/wp260.pdf

Documentation

▪ Ethernet

- Virtex-5 Embedded Tri-Mode Ethernet MAC Wrapper Data Sheet
http://www.xilinx.com/support/documentation/ip_documentation/v5_emac_ds550.pdf
- Virtex-5 Embedded Tri-Mode Ethernet MAC Wrapper Getting Started Guide
http://www.xilinx.com/support/documentation/ip_documentation/v5_emac_gsg340.pdf
- Virtex-5 Tri-Mode Ethernet Media Access Controller User Guide
http://www.xilinx.com/support/documentation/user_guides/ug194.pdf
- LightWeight IP (lwIP) Application Examples – XAPP1026
http://www.xilinx.com/support/documentation/application_notes/xapp1026.pdf

Documentation

▪ PCIe

- LogiCORE Endpoint Block Plus for PCI Express Data Sheet
http://www.xilinx.com/support/documentation/ip_documentation/pcie_blk_plus_ds551.pdf
- LogiCORE Endpoint Block Plus for PCI Express Designs
http://www.xilinx.com/support/documentation/ip_documentation/pcie_blk_plus_ug341.pdf
- LogiCORE Endpoint Block Plus Getting Started Guide for PCI Express Designs
http://www.xilinx.com/support/documentation/ip_documentation/pcie_blk_plus_gsg343.pdf
- Virtex-5 Integrated Endpoint Block User Guide for PCI Express Designs
http://www.xilinx.com/support/documentation/user_guides/ug197.pdf

Documentation

▪ System Generator

- System Generator for DSP

<http://www.xilinx.com/tools/sysgen.htm>

- Xilinx System Generator for DSP Getting Started Guide – UG639

http://www.xilinx.com/support/documentation/sw_manuals/xilinx11/sysgen_ref.pdf

- Xilinx System Generator for DSP Getting Started Guide – UG639

http://www.xilinx.com/support/documentation/sw_manuals/xilinx11/sysgen_gs.pdf

- Virtex-5 XtremeDSP Design Considerations User Guide – UG193

http://www.xilinx.com/support/documentation/user_guides/ug193.pdf

Documentation

▪ PLB v4.6 IP

- Processor Local Bus (PLB) v4.6 – DS531

http://www.xilinx.com/support/documentation/ip_documentation/plb_v46.pdf

- Multi-Port Memory Controller (MPMC) – DS643

http://www.xilinx.com/support/documentation/ip_documentation/mpmc.pdf

- XPS Multi-Channel External Memory Controller (XPS MCH EMC) – DS575

http://www.xilinx.com/support/documentation/ip_documentation/xps_mch_emc.pdf

- XPS LocalLink TEMAC – DS537

http://www.xilinx.com/support/documentation/ip_documentation/xps_ll_temac.pdf

Documentation

▪ PLB v4.6 IP

- XPS LocalLink FIFO – DS568

http://www.xilinx.com/support/documentation/ip_documentation/xps_ll_fifo.pdf

- XPS IIC Bus Interface – DS606

http://www.xilinx.com/support/documentation/ip_documentation/xps_iic.pdf

- XPS SYSACE (System ACE) Interface Controller – DS583

http://www.xilinx.com/support/documentation/ip_documentation/xps_sysace.pdf

- XPS Timer/Counter – DS573

http://www.xilinx.com/support/documentation/ip_documentation/xps_timer.pdf

Documentation

▪ PLB v4.6 IP

- XPS Interrupt Controller – DS572

http://www.xilinx.com/support/documentation/ip_documentation/xps_intc.pdf

- Using and Creating Interrupt-Based Systems Application Note

http://www.xilinx.com/support/documentation/application_notes/xapp778.pdf

- XPS General Purpose Input/Output (GPIO) – DS569

http://www.xilinx.com/support/documentation/ip_documentation/xps_gpio.pdf

- XPS External Peripheral Controller (EPC) – DS581

http://www.xilinx.com/support/documentation/ip_documentation/xps_epc.pdf

Documentation

▪ PLB v4.6 IP

- XPS 16550 UART – DS577

http://www.xilinx.com/support/documentation/ip_documentation/xps_uart16550.pdf

- XPS Thin Film Transistor (TFT) Controller – DS695

www.xilinx.com/support/documentation/ip_documentation/xps_tft.pdf

- XPS PS2 Controller – DS707

www.xilinx.com/support/documentation/ip_documentation/xps_ps2.pdf

- XPS Block RAM (BRAM) Interface Controller – DS596

www.xilinx.com/support/documentation/ip_documentation/xps_bram_if_cntlr.pdf

Documentation

▪ OPB Bridge IP

- PLBV46 to OPB Bridge – DS403

http://www.xilinx.com/support/documentation/ip_documentation/plbv46_opb_bridge.pdf

- On-Chip Peripheral Bus V2.0 with OPB Arbiter – DS401

http://www.xilinx.com/support/documentation/ip_documentation/opb_v20.pdf

Documentation

■ IP

- Local Memory Bus – DS445

http://www.xilinx.com/support/documentation/ip_documentation/lmb_v10.pdf

- Block RAM Block – DS444

http://www.xilinx.com/support/documentation/ip_documentation/bram_block.pdf

- Microprocessor Debug Module – DS641

http://www.xilinx.com/support/documentation/ip_documentation/mdm.pdf

- LMB Block RAM Interface Controller – DS452

http://www.xilinx.com/support/documentation/ip_documentation/lmb_bram_if_cntlr.pdf

Documentation

■ IP

- JTAGPPC Controller – DS298

http://www.xilinx.com/support/documentation/ip_documentation/jtagppc_cntlr.pdf

- Processor System Reset Module – DS402

http://www.xilinx.com/support/documentation/ip_documentation/proc_sys_reset.pdf

- Clock Generator v2.0 – DS614

http://www.xilinx.com/support/documentation/ip_documentation/clock_generator.pdf

Documentation

■ IP

- Utility Vector Logic – DS481

[http://www.xilinx.com/support/documentation/ip_documentation/
util_vector_logic.pdf](http://www.xilinx.com/support/documentation/ip_documentation/util_vector_logic.pdf)

- Utility IO Multiplexer – DS694

[http://www.xilinx.com/support/documentation/ip_documentation/
util_io_mux.pdf](http://www.xilinx.com/support/documentation/ip_documentation/util_io_mux.pdf)

Documentation

▪ ML505/506/507

- ML505 Overview

<http://www.xilinx.com/ml505>

- ML506 Overview

<http://www.xilinx.com/ml506>

- ML507 Overview

<http://www.xilinx.com/ml507>

- ML505/506/507 Evaluation Platform User Guide – UG347

http://www.xilinx.com/support/documentation/boards_and_kits/ug347.pdf

- ML505/506/507 Getting Started Tutorial – UG348

http://www.xilinx.com/support/documentation/boards_and_kits/ug348.pdf

- ML505/506/507 Reference Design User Guide – UG349

http://www.xilinx.com/support/documentation/boards_and_kits/ug349.pdf

Documentation

- **ML505/506/507**

- ML505/506/507 Schematics

- http://www.xilinx.com/support/documentation/boards_and_kits/ml50x_schematics.pdf

- ML505/506/507 Bill of Material

- http://www.xilinx.com/support/documentation/boards_and_kits/ml505_501_bom.xls