Project #2

Design and Implementation of a MIPS CPU with a Multicycle Datapath

By: Jeff Grindel – A20237004

Thomas Demeter – A20236867

Instructor: Dr. Suresh Borkar

ECE 485-01

Due Date: 11/15/12

II. Executive Summary

This report goes over what project the group was assigned with, how the group went about designing and implementing the project by making certain assumptions, backing up those assumptions with correct output data. The report finishes with a longer conclusion and all the related code attached.

III. Introduction

The project assigned to the group is designing a custom RISC processor, a highly basic implementation of a MIPS processor. The group is striving to learn more about computer architecture by having a more in depth and hands on experience than project one dealing with design problems. The group will design a 32-bit MIPS processor but with a reduced instruction set of the actual MIPS instruction set. Multicycle datapath implementation will be achieved using the VHDL hardware descriptive language. The processor should support the three instruction formats of R, I, and J, along with store word and load word. A table is provided of which all the instructions must be designed.

OpCode	Function Field	Instruction	Operation
[31:26]	[5:0]		
100011		lw	lw \$s3, 100(\$t2)
101011		SW	sw \$s4, 200(\$t5)
000000	100000	add	add \$t3, \$t2, \$s2
000000	100101	or	or \$t5, \$s6, \$t5
000000	101010	slt	slt \$t6, \$s1, \$t2
000100		beq	beq \$t5, \$s2, 600
000010		j	j 700
		(Custom set)	

Table I: Core MIPS Instruction Set to be Designed (with example)

As seen in the table, there is a custom set that also needs to be implemented, which is chosen based on the last digit of the student ID's of the group. The group decided to use set 4.


The total set you need to design is the core set as above + a custom set designated for you as follows.

Student ID ending in:

- 1. BNE, ANDI, SRL, LUI
- 2. NAND, BNE, SUBI, SLL
- SUBI, ANDI, SRL, LUI
- 4. BNE, ORI, SRL, LUI
- 5. NAND, ORI, SRL, LUI
- 6. OR, ANDI, LUI, JR
- 7. BNE, SUBI, SLL, LUI
- 8. NAND, ANDI, SRL, LUI

IV. Design

The group decided after an amount of time, discussion, and changes, to use this design for the entire processor and data path:



There are a few things in the design portion that need to be discussed. The orange looking lines are control signals. If it is not so clear from the picture, the group put together a couple of things in the data path to make some things simpler. Starting from the left side of the data path, the first thing encountered is the program counter (PC) generator. It is a test bench that generates a hard coded PC starting from \$500 to \$528 that will include all the PC values for the instructions that need to be executed. In the group's design, the OP codes are hard coded to specific PC values, and as such, with every new instruction that gets implemented; a fresh, correct PC value is given, for testing purposes and such. The PC Generator at the end gives a PC value that the CPU should have gone to. This design made it easier to make sure things were working properly and as they should. In a real CPU, the PC values are not new every time, they are tied to the instruction that completed before hand and to whatever PC value was generated.

The second item from the left is the instruction memory. It is 32 bits wide, and it has all the instructions stored here. What happens is the memory located at the addresses given by the PC will be fetched and sent. So, with the implementation discussed previously of the PC, all the instructions are actually located sequentially and will be implemented as such. The picture

provided will show what is meant by the instruction memory receiving the subsequent PC value.

		PC
lw \$s3, 100(\$t2)	lw \$19,100(\$10)	500
sw \$s4, 200(\$t5)	sw \$20,200(\$13)	504
add \$t3, \$t2, \$s2	add \$11,\$10,\$18	508
or \$t5, \$s6, \$t5	or \$13,\$22,\$13	50C
slt \$t6, \$s1, \$t2	slt \$14,\$17,\$10	510
beq \$t5, \$s2, 600	beq \$13,\$18,0[\$600-0x00000514]	514
j 700	j 0x0000000[\$700]	518
bne \$t5, \$s2, 600	bne \$13,\$18,0[\$600-0x0000051C]	51C
ori \$t5,\$t6,10	ori \$13,\$14,10	520
srl \$t6,\$t1,10	srl \$14,\$9,5	524
lui \$t3,40	lui \$11,40	528

The instructions will be fetched and decoded in the next segment, the instruction decode. After the instruction decode, the instruction will be split up into smaller segments, representing Op Code, Rs, Rt, Rd, Imm, Funct, Shamt, all depending on what type of instruction it was. If it was a R-type instruction, it would output Rs, Rt, Rd, Shamt, and Funct. For a J-type, it would use the Imm bits, and for I-type it would use Rs, Rt, and Imm. All of instructions would have an Op Code for them, signifying what kind of instruction they are, and how the decode should split the bits up. The picture following shows how the instruction decode functions and what it splits things up into:

mings up mito.						
OpCode[31:26]	Rs[25:21]	Rt[20:16]	Rd[15:10]	shamt[10:6]	function[5:0]	
OpCode[31:26]	Rs[25:21]	Rt[20:16]		imm[15:0]	Hex	
OpCode[31:26]			Adress[25:0]			
(35)100011	(10)01010	(19)10011	(10	00)0000000001100	100	0X8D530064
(43)101011	(13)01101	(20)10100	(20	0XADB400C8		
(0)000000	(10)01010	(18)10010	(11)01011	(0)00000	(32)100000	0X01525820
(0)000000	(22)10110	(13)01101	(13)01101	(0)00000	(37)100101	0X02CD6825
(0)000000	(17)10001	(10)01010	(14)01110	(0)00000	(42)101010	0X022A702A
(4)000100	(13)01101	(18)10010	(5	0X11B2003B		
(2)000010		700 but really 175	*4)00 0000 0000 0	000 0000 1010 111	0X080000AF	
(5)000101	(13)01101	(18)10010	(5	0X15B20039		
(13)001101	(14)01110	(13)01101	(1	0X35CD000A		
(0)000000	(0)00000	(9)01001	(14)01110	(5)00101	(2)000010	0X00097142
(15)001111	(0)00000	(11)01011	(4	0X3C0B0028		

As with the pc, the instructions are sequentially decoded and split into certain parts.


The next box is the register data. Within it, the data contained in registers is kept. In the group's design, there are two sets of register data values: a constant set and a set that changes. The constant set is there so that for every instruction, there is an unaltered set of values that the group knows. This constant set is the one the data is read from. The changeable set is the one that gets written to once the ALU finishes and the data gets written back. This helps the group see and easily know if something worked out properly or not.

	REGISTER VALUES:	Initial
ZERO	REG_0	0
\$t0	REG_8	80
\$t1	REG_9	90
\$t2	REG_10	100
\$t3	REG_11	110
\$t4	REG_12	120
\$t5	REG_13	130
\$t6	REG_14	140
\$t7	REG_15	150
\$s0	REG_16	160
\$s1	REG_17	170
\$s2	REG_18	180
\$s3	REG_19	190
\$s4	REG_20	200
\$s5	REG_21	210
\$s6	REG_22	220
\$s7	REG_23	230
\$t8	REG_24	240
\$t9	REG_25	250

As shown the table,

the group just took the register values for the registers, and added a zero at the end. The group took this liberty since the project guidelines left it up for the group to decide on how to progress and deal with the data contained within the registers. Also, an internal write control signal was added so that instructions that do not write back data do not actually write anything back. The issue that was happening before was that all the instructions were writing back, regardless if it should or should not. Instructions such as the branches or the sets were writing back whatever value came out of the ALU into whatever register was the destination register.

The next large section is the ALU. For the ALU design, the group went with:



In the ALU itself, the top MUX has as the 0 being Rs, 1 as Imm, and 2 as Shamt. The bottom MUX has 0 as Rt and 1 Imm. The MUX's are controlled by Control Out signal. What the ALU does is just simply get the input values and do math (or whatever the instruction requires) on them. It then just outputs the data that has been altered and potentially a branch address if that is what the instruction was.

Afterwards is the data memory, which stores the next address and potential data needed to be written back. Data memory will only be really used for load word and store word instructions. Other things within the data path are sign extenders, which take the current number and sign extend it to a full 32 bits. The first MUX is controlled by what type of instruction it is and whether it needs to use a separate Rd value, or if it can use Rt again.

There is another PC generator that will calculate the program counter value after instructions are decoded. Depending on what kind of instruction it was, whether jump, branch, or a simple R-type, the PC_OUT value will be updated.

	PC OUT		
ALU OP	EQ	/=EQ	
add	504		500
add	508		504
add	50C		508
OR	510		50C
set	514		510
b	600(PC+Off*4)	518	514
no op	700(2BC)		518
b	520	600(PC+Off*4)	51C
or	524		520
shift	528		524
load	52C		528

As shown in the table, the values for

PC_OUT are calculated as they should be. But, they are not used, since the PC generator at the beginning is used.

V. Implementation

To show the implementation of everything, code snippets will be shown in respect to their programs. Most everything related to the instructions was hard coded in; it made things easier to work with and to know exactly what was going on and what should theoretically happen. Since the first PC generator was simply an incremental thing, the code for that will be shown in the overall scheme.

In going with the hard coded ideal, the instruction memory's main section was just a list of all the instructions.

As seen above, the PC increments by one every time, and a new instruction is sent to the instruction decode.

For the decoder, the major section was a part that was created as a temp that stood in for the type of the instruction. As it will be shown in the code following, '00' was a R-type instruction, '10' an I-type, '01' was J-type, and '11' was an error code, if something went wrong, this got thrown. The TEMP variable was made to be X_TYPE which was sent along the rest of the data path, which allowed the other pieces to know what kind of instruction it was.

For the register data section, what happened was based on the instruction and what the instruction used, the certain registers were read. It was just based off on the register values. A section will be shown for an example.

As an example, when an instruction used register \$t0, which correlates to a register value of 8, the value of 01000 was passed.

For the two sign extends, since the group knew what values would be passed, it was easy to fill in the upper bits in relation to what they should be.

```
architecture behavior of Sign_Extend_16 is
begin
    OUTPUT(31 downto 16) <= x"0000";
    OUTPUT(15 downto 0) <= INPUT;
end architecture behavior;</pre>
```

The biggest part of the ALU was making it do the correct things when handed the instructions. It was all based on the control signals going in that were based on the function and the type of instruction that was decoded earlier in the instruction decode section.

begin

```
F_DATA <= std_logic_vector(unsigned(A_DATA) + unsigned(B_DATA)) when
(CONTROL = "100011" OR CONTROL ="101011" or CONTROL = "100000") else --LW,
SW, ADD</pre>
```

As seen in the code section, the two data inputs were altered and sent to F_DATA which was the output from the ALU.

The data memory section was implemented knowing that everything was hard coded and what the expected outputs should be once the expected inputs came in.

```
signal MEM_164: std_logic_vector(31 downto 0) := x"00001234"; --For lw,
data will be put into Reg 19
signal MEM_1F8: std_logic_vector(31 downto 0) := x"00001111"; --For sw,
data will change to $200
signal MEM ERROR: std logic vector(31 downto 0) := x"FFFFFFFFF"; --For sw,
```

architecture behave of Data Memory is

data will change to \$200

What is shown here is how things should happen for the separate lw and sw instructions

The last piece that ties everything together is the second PC, the one that calculates what the PC should be at the very end of every instruction. This is based on what the instruction type was, and if it was one that needed a jump or branch, to calculate it.

There were basically 3 different things it could do, branch, jump, or increment. All three cases are covered with the code.

At the end of each instruction, there would a couple of outputs. One would be the PC value that should be next. The other would be the changed register data values, if they were changed at all.

VI. Results

As mentioned in the paragraph previous, there was not much of an output in terms of the number of things outputted. The picture that will be shown will be a conglomeration of a bunch of the registers, the PC, and the separate decoded sections of the instructions. There will also be a section of the overall test bench shown. What the group did was follow the hints given in the project description that stated to make the individual components, and test all of them, then put them all together.

\$ 1+	Msgs				võ		10				4		
 - ♦ /a1_5_test/TB_aPC	00000500	00000500	00000504	00000508	0000050C	00000510	00000514	00000518	0000051C	00000520	00000524	00000528	00000530
₽- /a1_5_test/TB_aPC_OUT	00000504	00000504	,00000508	0000050C	00000510	00000514	00000518	000002BC	00000600	00000524	00000528	0000052C	00000534
₽-♦ /a1_5_test/uut/Decode/RS	10	10	13	[10	22	17	13	31	13	14	(0		31
- /a 1_5_test/uut/Decode/RT	19	19	20	18	13	(10	18	31	18	13	(9	11	31
☐ ✓ /a1_5_test/uut/Decode/RD	31	31		[11	13	14	31				[14	31	
■-🍫 /a1_5_test/uut/Decode/IMM	100	100	200	65535			59	175	57	10	65535	40	65535
■-🍫 /a1_5_test/uut/Decode/SHMT	31	31		(0			31				5	31	
🖫 🔥 /a1_5_test/uut/Decode/FUNCT	35	35	43	32	37	42	4	63	5	13	2	15	63
/a1_5_test/uut/Decode/X_TYPE	2	2		0			2	1	2		(0	2	3
/a1_5_test/uut/Reg_Data/REG_8	00000080	08000000											
/a1_5_test/uut/Reg_Data/REG_9	00000090	00000090											
// /a1_5_test/uut/Reg_Data/REG_10	00000100	00000100											
- /a1_5_test/uut/Reg_Data/REG_11	00000110	00000110		00000280								00280110	
🛂 🥠 /a1_5_test/uut/Reg_Data/REG_12	00000120	00000120									-		
👬 /a1_5_test/uut/Reg_Data/REG_13	00000130	00000130		į	00000330				i i	0000014A			
#	00000140	00000140				00000000					00000004		
🚣 🥠 /a1_5_test/uut/Reg_Data/REG_15	00000150	00000150		į				·	į		į.	į.	
→ /a1_5_test/uut/Reg_Data/REG_16	00000160	00000160	ji								Ti Ti		
👬 /a1_5_test/uut/Reg_Data/REG_17	00000170	00000170	j										
+> /a1_5_test/uut/Reg_Data/REG_18	00000180	00000180											
+	00001234	00001234											
📆 🧄 /a1_5_test/uut/Reg_Data/REG_20	00000200	00000200							i		i i		
+-> /a1_5_test/uut/Reg_Data/REG_21	00000210	00000210											
+> /a1_5_test/uut/Reg_Data/REG_22	00000220	00000220											
+ /a1_5_test/uut/Reg_Data/REG_23	00000230	00000230							į.				
	00000240	00000240									ï		
+	00000250	00000250	i										
/a1_5_test/uut/Reg_Data/Write_Control									ľ				
/a1_5_test/uut/Data_Mem/MEM_164	00001234	00001234											
/a1_5_test/uut/Data_Mem/MEM_1F8	00001111	00001111	100000200						į.				

It might be incredibly difficult to see within the report the output and such of the microprocessor, so the picture will be attached also to drop box, for easier viewing. What the group did was get the individual pieces of the data path, make them components in the overall test bench, and map them basically for the inputs and outputs that should be going to each component.

The section of code shows the entity of the test bench and shows what is accomplished overall. A PC goes in, and a PC comes out along with the data, and the instruction type. The PC that comes out was figured out by the second PC component,

As can be seen, the PC_OUT was mapped to the aPC_OUT value. The input PC was accomplished by the first PC that was fed to the instruction memory,

The instruction memory clearly gets its PC value via the aPC value. The type of instruction and the data out were figured out in earlier components and just passed along,

```
aF_DATA <= TEMP_F_DATA;
    aTEMP_TYPE <= TEMP_TYPE;</pre>
```

In the picture itself, the values such as 31 and 65535 are in there for just when there needed to be a value written in there for the instructions to go through. It is apparent in the picture which registers' data was changed when an instruction came up that did exactly that. It shows each instruction's decoded bits, and proves shows that everything was and is in working order, it even shows when registers were being written to. Each instruction was decoded, register data grabbed, sent to the ALU, worked on, and spit out a value.

VII. Conclusions

In conclusion, everything works. With hardcoding everything, the group knew what values would appear, and what each instruction would do. Knowing it all made everything a little bit easier to code. The report shows how each component was set up and how it all came together at the end in the final test bench program. The picture, in line with the report and also attached to Blackboard in its glory, shows each iteration of the program: what PC values there were, and how things progressed for each instruction type. The project gave the group a better understanding of how VHDL works and how it is used to power processors.

Attachments

Each individual program's code will be attached, the individual test benches for the components won't be necessary, since the overall test bench works without issue.

Instruction Memory Program

```
--Instruction Memory: Where all the opcodes for the specific instructions are
stored
-- Takes in a PC value and generates what insturction it is.
--Jeff Grindel, Tom Demeter
library ieee;
use ieee.std logic 1164.all;
entity Instruction Memory is
  port (PC: in std logic vector(31 downto 0); --32-bit instruction
         INSTRUCTION: out std logic vector(31 downto 0)); --32-bit
instruction(hardcoded in)
end entity Instruction Memory;
architecture behave of Instruction Memory is
begin
    INSTRUCTION \leq x"8D530064" when PC = x"00000500" else --lw
                    x"ADB400C8" when PC = x"00000504" else --sw
                    x"01525820" when PC = x"00000508" else --add
                    x"02CD6825" when PC = x"0000050C" else --or
                    x"022A702A" when PC = x"000000510" else --slt
                    x"11B2003B" when PC = x"00000514" else --beq
                    x"080000AF" when PC = x"00000518" else --j
                    x"15B20039" when PC = x"0000051C" else --bne
                    x"35CD000A" when PC = x"00000520" else --ori
                    x"00097142" when PC = x"00000524" else --slt
                    x"3C0B0028" when PC = x"00000528" else --lui
                    x"FFFFFFFF;
end architecture behave;
```

Instruction Decode Program

```
--Insturction Decoder
--Input 32-bit Instruction In binary/hex format
--Output a 26-bit output that is J-type, R-type, or I-Type
--Jeff Grindel, Tom Demeter
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric_std.all;
entity Instruction Decode is
  port (INST: in std logic vector(31 downto 0); --32-bit instruction
       RS: out std logic vector(4 downto 0);
                                                 --5-bit RS output
       RT: out std logic vector(4 downto 0);
                                                 --5-bit RT output
       RD: out std_logic vector(4 downto 0);
                                                 --5-bit RD output(R-Type
only)
       IMM: out std logic vector(15 downto 0);
                                                 --5-bit IMM output(I-Type
only)
```

```
SHMT: out std logic vector(4 downto 0); --5-bit Shift Amount (R-
Type only) --was 10 down to 6
        FUNCT: out std logic vector (5 downto 0); --6-bit Function Code (R-
Type only)
       X TYPE: out std logic vector(1 downto 0)); --2-bit output to
determine type: 00:R-Type, 01:J-Type, 10:I-Type, 11: error
end entity Instruction Decode;
architecture behave of Instruction Decode is
signal TEMP: std logic vector(1 downto 0);
begin
    TEMP <= "10" when INST = x"8D530064" else
              "10" when INST = x"ADB400C8" else --sw
              "00" when INST = x"01525820" else --add
              "00" when INST = x"02CD6825" else --or
              "00" when INST = x"022A702A" else --slt
              "10" when INST = x"11B2003B" else --beq
              "01" when INST = x"080000AF" else --j
              "10" when INST = x"15B20039" else --bne
              "10" when INST = x"35CD000A" else --ori
              "00" when INST = x"00097142" else --srl
              "10" when INST = x"3C0B0028" else --lui
    X TYPE <= TEMP;
    RS <= INST(25 downto 21) when (TEMP ="00" or TEMP ="10") else
         "11111";
    RT <= INST(20 downto 16) when (TEMP ="00" or TEMP ="10") else
          "11111";
    RD <= INST(15 downto 11) when (TEMP ="00") else
          "11111";
    IMM <= INST(15 downto 0) when (TEMP ="10" or TEMP ="01") else
         x"FFFF";
    SHMT <= INST(10 downto 6) when (TEMP ="00") else
         "11111";
    FUNCT <= INST(5 downto 0) when (TEMP ="00") else
                                                           --Function or
Opcode, will be used as Control for ALU and Register Data
             INST(31 downto 26) when (TEMP ="10") else
          "111111";
end architecture behave;
Register Data
--Register Data
-- Input: Rs, Rt, Rd, Write Data
--Controls
--Outpus: Read Data 1, Read Data 2
--Jeff Grindel, Tom Demeter
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
```

```
entity Register Data is
   port (RR1: in std logic vector(4 downto 0);
                                                   --5-bit Read Reg. 1
                                                   --5-bit Read Reg. 2
         RR2: in std logic vector(4 downto 0);
         WR: in std logic vector(4 downto 0);
                                                    --5-bit Write Register
                                                    --32-bit Write Data
         WD: in std logic vector(31 downto 0);
         Control: in std logic vector (5 downto 0); --6-bit Opcode/Function
         RD1: out std_logic_vector(31 downto 0); --32-bit output1
         RD2: out std logic vector(31 downto 0); --32-bit output2
         CTRL OUT: out std logic vector (5 downto 0)); -- Control Output to pass
through the control values for alu operation
end entity Register Data;
architecture behave of Register Data is
constant C REG 0: std logic vector(31 downto 0) := x"000000000";
constant C REG 8: std logic vector(31 downto 0) := x"00000080";
constant C_REG_9: std_logic_vector(31 downto 0) := x"00000090";
constant C REG 10: std logic vector(31 downto 0) := x"00000100";
constant C REG 11: std logic vector(31 downto 0) := x"00000110";
constant C REG 12: std logic vector(31 downto 0) := x"00000120";
constant C REG 13: std logic vector(31 downto 0) := x"00000130";
                                                                    --Change
to determine BEQ or BNE
constant C REG 14: std logic vector(31 downto 0) := x"00000140";
constant C_REG_15: std_logic_vector(31 downto 0) := x"00000150";
constant C REG 16: std logic vector(31 downto 0) := x"00000160";
constant C REG 17: std logic vector(31 downto 0) := x"00000170";
                                                                    --check
if SLT is working
constant C REG 18: std logic vector(31 downto 0) := x"00000180";
constant C REG 19: std logic vector(31 downto 0) := x"00000190";
constant C REG 20: std logic vector(31 downto 0) := x"00000200";
constant C_REG_21: std_logic_vector(31 downto 0) := x"00000210";
constant C REG 22: std logic vector(31 downto 0) := x"00000220";
constant C REG 23: std logic vector(31 downto 0) := x"00000230";
constant C REG 24: std logic vector(31 downto 0) := x"00000240";
constant C REG 25: std logic vector(31 downto 0) := x"00000250";
--Changing Vectors
signal REG 8: std logic vector(31 downto 0) := x"00000080";
signal REG 9: std logic vector(31 \text{ downto } 0) := x"00000090";
signal REG 10: std logic vector(31 \text{ downto } 0) := x"00000100";
signal REG 11: std logic vector(31 downto 0) := x"00000110";
signal REG 12: std logic vector(31 downto 0) := x"00000120";
signal REG_13: std_logic_vector(31 downto 0) := x"00000130";
signal REG 14: std logic vector(31 downto 0) := x"00000140";
signal REG 15: std logic vector(31 downto 0) := x"00000150";
signal REG 16: std logic vector(31 downto 0) := x"00000160";
signal REG 17: std logic vector(31 downto 0) := x"00000170";
signal REG 18: std logic vector(31 downto 0) := x"00000180";
signal REG 19: std logic vector(31 downto 0) := x"00000190";
signal REG_20: std_logic_vector(31 downto 0) := x"00000200";
signal REG 21: std logic vector(31 downto 0) := x"00000210";
signal REG 22: std logic vector(31 downto 0) := x"00000220";
signal REG 23: std logic vector(31 \text{ downto } 0) := x"00000230";
signal REG 24: std logic vector(31 downto 0) := x"00000240";
signal REG 25: std logic vector(31 downto 0) := x"00000250";
```

```
signal Write Control: std logic := '0';
begin
    --Read Operation
    RD1 <= C_REG 8 when (RR1 = "01000") else
           C REG 9 when (RR1 = "01001") else
           C REG 10 when (RR1 = "01010") else
           C REG 11 when (RR1 = "01011") else
           C REG 12 when (RR1 = "01100") else
           C_REG_13 when (RR1 = "01101") else
           C REG 14 when (RR1 = "01110") else
           C REG 15 when (RR1 = "01111") else
           C REG 16 when (RR1 = "10000") else
           C_{REG}^{-17} when (RR1 = "10001") else
           C REG 18 when (RR1 = "10010") else
           C REG 19 when (RR1 = "10011") else
           C REG 20 when (RR1 = "10100") else
           C REG 21 when (RR1 = "10101") else
           C REG 22 when (RR1 = "10110") else
           C REG 23 when (RR1 = "10111") else
           C REG 24 when (RR1 = "11000") else
           C REG 25 when (RR1 = "11001") else
           x"FFFFFFFF;
    RD2 <= C_REG_8 when (RR2 = "01000") else
           C REG 9 when (RR2 = "01001") else
           C REG 10 when (RR2 = "01010") else
           C REG 11 when (RR2 = "01011") else
           C REG 12 when (RR2 = "01100") else
           C REG 13 when (RR2 = "01101") else
           C REG 14 when (RR2 = "01110") else
           C REG 15 when (RR2 = "01111") else
           C REG 16 when (RR2 = "10000") else
           C REG 17 when (RR2 = "10001") else
           C REG 18 when (RR2 = "10010") else
           C REG 19 when (RR2 = "10011") else
           C_REG_20 when (RR2 = "10100") else
           C REG 21 when (RR2 = "10101") else
           C REG 22 when (RR2 = "10110") else
           C REG 23 when (RR2 = "10111") else
           C REG 24 when (RR2 = "11000") else
           C REG 25 when (RR2 = "11001") else
           x"FFFFFFFF";
    Write Control <= '1' when (Control = "100011" or Control = "100000" or
Control = "100101" or Control = "101010" or Control = "001101" or Control =
"000010" or Control = "001111") else
                     '0';
    --Write Operations
    REG 8 <= WD when (WR = "01000" and Write Control = '1');
    REG 9 \leftarrow WD when (WR = "01001" and Write Control = '1');
    REG 10 \leq WD when (WR = "01010" and Write Control = '1');
    REG 11 <= WD when (WR = "01011" and Write Control = '1');
    REG 12 <= WD when (WR = "01100" and Write Control = '1');
    REG 13 <= WD when (WR = "01101" and Write Control = '1');
```

```
REG 14 <= WD when (WR = "01110" and Write Control = '1');
    REG 15 <= WD when (WR = "01111" and Write Control = '1');
    REG_16 <= WD when (WR = "10000" and Write_Control = '1');
    REG 17 <= WD when (WR = "10001" and Write Control = '1');
    REG 18 <= WD when (WR = "10010" and Write Control = '1');
    REG 19 <= WD when (WR = "10011" and Write Control = '1');
    REG 20 <= WD when (WR = "10100" and Write_Control = '1');
    REG 21 <= WD when (WR = "10101" and Write Control = '1');
   REG_22 <= WD when (WR = "10110" and Write_Control = '1');</pre>
    REG_23 <= WD when (WR = "10111" and Write_Control = '1');
    REG 24 <= WD when (WR = "11000" and Write Control = '1');
    REG 25 \leftarrow WD when (WR = "11001" and Write Control = '1');
    CTRL OUT <= Control;
end architecture behave;
ALU
--32-Bit ALU Takes 2 32-bit inputs(A and B) and determines what needs to
--be done by the control signals. Outputs the respective output
-- and also a branch signal 1: to branch, 0: no branch
--Jeff Grindel, Tom Demeter
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity ALU 32 Bit is
  port (A DATA: in std logic vector(31 downto 0);
         B DATA: in std logic vector(31 downto 0);
         CONTROL: in std logic vector(5 downto 0);
         BRANCH: out std logic;
                                                     --1 To Branch, 0: No
branch
         F DATA: out std logic vector(31 downto 0));
end entity ALU 32 Bit;
architecture behave of ALU 32 Bit is
begin
    F_DATA <= std_logic_vector(unsigned(A_DATA) + unsigned(B_DATA)) when
(CONTROL = "1000011" OR CONTROL = "101011" or CONTROL = "100000") else --LW,
SW, ADD
              A DATA OR B DATA when (CONTROL = "100101" OR CONTROL =
"001101") else --OR, ORI
              x"00000001" when (CONTROL = "101010" AND (A DATA < B DATA))
else --SLT A<B
              x"00000000" when (CONTROL = "101010" AND (A DATA > B DATA))
else --SLT A>B
              B DATA when ((CONTROL = "000100" OR CONTROL = "000101") AND
(A DATA = B DATA)) else --BEQ
              B_DATA when ((CONTROL = "000100" OR CONTROL = "000101") AND
(A DATA /= B DATA)) else --BNE
              std logic vector (unsigned (B DATA) srl
to_integer(unsigned(A DATA))) when CONTROL = "000010" else --SRL
```

```
std logic vector (unsigned (B DATA) or (unsigned (A DATA) sll 16))
when CONTROL = "001111" else
                                 --Imm in A: B: RT
              x"FFFFFFFF;
    BRANCH <= '1' when (CONTROL = "000100" AND (A DATA = B DATA)) else
-BEO
              '1' when (CONTROL = "000101" AND (A DATA /= B DATA)) else
-BNE
              '0';
end architecture behave;
Data Memory
--Data Memory: Just has 2 values for the memory one for SW and LW
--Jeff Grindel, Tom Demeter
library ieee;
use ieee.std logic 1164.all;
entity Data Memory is
   port (ADDR: in std logic vector(31 downto 0); --32-bit Address location
                                                  --32-bit data
        WD: in std logic vector(31 downto 0);
         Control: in std logic vector (5 downto 0); -- LW for Read SW for
Write
        RD: out std logic vector(31 downto 0)); --32-bit data at specific
address, only going to output when lw
end entity Data Memory;
architecture behave of Data Memory is
signal MEM 164: std logic vector(31 downto 0) := x"00001234"; --For lw,
data will be put into Reg 19
signal MEM 1F8: std logic vector(31 downto 0) := x"00001111";
                                                                --For sw,
data will change to $200
signal MEM ERROR: std logic vector (31 downto 0) := x"fffffffff"; --For sw,
data will change to $200
begin
    RD <= MEM 164 when (ADDR = x"00000164" and Control = "100011") else
          MEM 1F8 when (ADDR = x"000001F8" and Control = "100011") else
          Mem ERROR;
  --MEM 164 <= WD when (ADDR = x"00000164" and Control = "101011");
   MEM 1F8 \leq WD when (ADDR = x"000001F8" and Control = "101011");
end architecture behave;
PC Calculator
--PC CALC: takes in the PC value and control siganls
--to determine if the instruction needs to jump, branch, or just
--return PC+4
--Jeff Grindel, Tom Demeter
library ieee;
use ieee.std logic 1164.all;
```

```
use ieee.numeric std.all;
entity PC Calc is
   port (PC IN: in std logic vector(31 downto 0); --32-bit PC
        IMM: in std logic vector(31 downto 0);
                                                   --32-bit Immidiate value
                                                    --Branch Control Signal
        Branch: in std logic;
from ALU
                                                    --Control signal from
        Control: in std logic vector(5 downto 0);
Instruction Mem
        X Type: in std logic vector(1 downto 0);
                                                    -- Type of instruction:
Going to be used for Jump Instruction "01"
        PC OUT: out std logic vector(31 downto 0)); --32-bit PC output
end entity PC Calc;
architecture behave of PC Calc is
begin
    PC OUT <= std logic vector((unsigned(IMM) sll 2) + unsigned(PC IN)) when
(Branch = '1' and (Control = "000100" or Control = "000101")) else --For
branch
              std logic vector (unsigned (IMM) sll 2) when (X Type = "01") else
              std logic vector (unsigned (PC IN) + 4); --Default case of adding
end architecture behave;
Sign Extend 5
-- Takes a 5-bit number and sign extends it to a 32-bit number
--Jeff Grindel, Tom Demeter
library ieee;
use ieee.std logic 1164.all;
entity Sign Extend 5 is
    port (INPUT: in std logic vector(4 downto 0);
          OUTPUT: out std logic vector(31 downto 0));
end entity Sign Extend 5;
architecture behavior of Sign Extend 5 is
begin
    OUTPUT (31 downto 8) <= x"000000";
    OUTPUT (7 downto 5) <= "000";
    OUTPUT (4 downto 0) <= INPUT;
end architecture behavior;
Sign Extend 16
--Takes a 16-bit number and sign extends it to a 32-bit number
--Jeff Grindel, Tom Demeter
library ieee;
use ieee.std logic 1164.all;
entity Sign Extend 16 is
```

```
port (INPUT: in std logic vector(15 downto 0);
          OUTPUT: out std logic vector(31 downto 0));
end entity Sign Extend 16;
architecture behavior of Sign Extend 16 is
begin
    OUTPUT (31 downto 16) <= x"0000";
    OUTPUT (15 downto 0) <= INPUT;
end architecture behavior;
2 Input Mux
--MUX FOR 2-input 5-bit Information
--Jeff Grindel, Tom Demeter
library ieee;
use ieee.std logic 1164.all;
entity Mux 2 is
   port (ZERO: in std logic vector(4 downto 0);
          ONE: in std logic vector(4 downto 0);
          CTRL: in std logic vector(1 downto 0);
          OUTPUT: out std logic vector(4 downto 0));
end entity Mux 2;
architecture behavior of Mux 2 is
begin
   OUTPUT <= ZERO when CTRL = "10" else --I-TYPE, Outputs Rt
              ONE when CTRL = "00" else
                                          --R-TYPE, Outputs Rd
              "11111";
end architecture behavior;
3 Input Mux
--MUX for 3 input 32 bit numbers
--Jeff Grindel, Tom Demeter
library ieee;
use ieee.std logic 1164.all;
entity Mux 3 is
   port (ZERO: in std logic vector(31 downto 0);
          ONE: in std logic vector(31 downto 0);
          TWO: in std logic vector(31 downto 0);
          CTRL: in std logic vector (5 downto 0);
          OUTPUT: out std logic vector(31 downto 0));
end entity Mux 3;
architecture behavior of Mux 3 is
begin
    OUTPUT <= TWO when CTRL = "000010" else
                                                --Shift Ammount
             ONE when CTRL = "001111" else
                                                --Load Upper Imm
                                                --Else Zero(RD1(Rs Data)
              ZERO:
end architecture behavior;
```

First 32 Bit Mux

```
--MUX FOR 2-input 32-bit Information
--Jeff Grindel, Tom Demeter
library ieee;
use ieee.std logic 1164.all;
entity Mux2 32 is
   port (ZERO: in std_logic_vector(31 downto 0);
         ONE: in std logic vector(31 downto 0);
        CTRL: in std logic vector(5 downto 0);
         OUTPUT: out std logic vector(31 downto 0));
end entity Mux2 32;
architecture behavior of Mux2 32 is
begin
   OUTPUT \leftarrow ONE when (CTRL = "100011" or CTRL = "101011" or CTRL =
"001101") else --I-TYPE, Outputs IMM
             ZERO;
end architecture behavior;
Second 32 Bit Mux
--MUX FOR 2-input 32-bit Information for data mem or alu out
--Jeff Grindel, Tom Demeter
library ieee;
use ieee.std logic 1164.all;
entity Mux2 32 1 is
   port (ZERO: in std logic vector(31 downto 0);
         ONE: in std_logic_vector(31 downto 0);
        CTRL: in std_logic_vector(5 downto 0);
         OUTPUT: out std logic vector(31 downto 0));
end entity Mux2 32 1;
architecture behavior of Mux2 32 1 is
begin
   OUTPUT <= ZERO when (CTRL = "100011") else --Just reads from data
for
             ONE;
end architecture behavior;
Overall Test Bench Program
--Combination of Instruction Memory, Instruction Decode,
--Register, and ALU and misc. MUX's and Sign extenders, Data Memory, and pc
generation
--Final version of the Datapath of the 32-bit processor
--Jeff Grindel, Tom Demeter
library ieee;
use ieee.std logic 1164.all;
entity a1 5 is
```

```
aPC OUT: out std logic vector(31 downto 0);
          aF DATA: out std logic vector(31 downto 0);
          aTEMP TYPE: out std logic vector(1 downto 0));
end entity a1 5;
architecture behave of a1 5 is
--Temp Signals used as connections between components
signal TEMP INST: std logic vector(31 downto 0);
signal TEMP RS: std_logic_vector(4 downto 0);
signal TEMP RT: std logic vector(4 downto 0);
signal TEMP RD: std_logic_vector(4 downto 0);
signal TEMP IMM: std logic vector(15 downto 0);
signal TEMP SHMT: std logic vector(4 downto 0);
signal TEMP FUNCT: std logic vector(5 downto 0);
signal TEMP TYPE: std logic vector(1 downto 0);
signal TEMP_M2OUT: std_logic_vector(4 downto 0);
signal TEMP SE5OUT: std logic vector(31 downto 0);
signal TEMP SE16OUT: std logic vector(31 downto 0);
signal TEMP RD1: std logic vector(31 downto 0);
signal TEMP RD2: std logic vector(31 downto 0);
signal TEMP CTRL OUT: std logic vector(5 downto 0);
signal TEMP A DATA: std logic vector(31 downto 0);
signal TEMP_B_DATA: std_logic_vector(31 downto 0);
signal TEMP_BRANCH: std_logic;
signal TEMP F DATA: std logic vector(31 downto 0);
signal TEMP MEM RD: std logic vector(31 downto 0);
signal TEMP Reg Write: std logic vector(0 downto 0);
signal TEMP Reg Value: std logic vector(31 downto 0);
component Instruction Memory
    port (PC: in std logic vector(31 downto 0);
                                                            --32-bit
instruction
            INSTRUCTION: out std logic vector(31 downto 0)); --32-bit
instruction(hardcoded in)
end component;
component Instruction Decode
   port (INST: in std_logic_vector(31 downto 0);
    RS: out std_logic_vector(4 downto 0);
    RT: out std_logic_vector(4 downto 0);
    RD: out std_logic_vector(4 downto 0);
    -5-bit RT output
    -5-bit RD output
                                                         --32-bit instruction
                                                         --5-bit RD output (R-
Type only)
            IMM: out std logic vector(15 downto 0); --5-bit IMM output(I-
Type only)
            SHMT: out std logic vector (10 downto 6); --5-bit Shift Amount
(R-Type only)
            FUNCT: out std logic vector (5 downto 0); --6-bit Function Code
(R-Type only)
            X TYPE: out std logic vector(1 downto 0)); --2-bit output to
determine type: 00:R-Type, 01:J-Type, 10:I-Type, 11: error
end component;
component Register Data
         port (RR1: in std logic vector(4 downto 0);
```

```
WR: in std logic vector(4 downto 0); --5-bit Write
Register
        WD: in std logic vector(31 downto 0);
                                                 --32-bit Write Data
        Control: in std_logic_vector(5 downto 0);
                                                 --6-bit
Opcode/Function
        RD1: out std logic vector(31 downto 0);
                                                 --32-bit output1
        RD2: out std logic vector(31 downto 0);
                                                 --32-bit output2
        CTRL OUT: out std logic vector(5 downto 0)); --Control Output to
pass through the control values for alu operation
end component;
component ALU 32 Bit
  port (A DATA: in std logic vector(31 downto 0);
                                                  --32-bit A input
                                               --32-bit B input
        B DATA: in std logic vector(31 downto 0);
        CONTROL: in std logic vector(5 downto 0);
                                                 --6-bit control
        BRANCH: out std logic;
                                                  --1 for BRANCH, 0 for
not BRANCH
        F DATA: out std logic vector(31 downto 0)); --32-bit ALU output
end component;
component Data Memory
  port (ADDR: in std logic vector(31 downto 0);
                                                 --32-bit Address
location
       WD: in std_logic_vector(31 downto 0);
                                                  --32-bit data
       Control: in std_logic_vector(5 downto 0);
                                                  --LW for Read SW for
Write
       RD: out std logic vector(31 downto 0));
                                                  --32-bit data at
specific address, only going to output when lw
end component;
component Mux 2
   bit mux
        ONE: in std logic vector(4 downto 0);
                                                 --One input for 5-bit
miix
        CTRL: in std logic vector(1 downto 0);
                                                  --Control signal
        OUTPUT: out std logic vector(4 downto 0));
                                                  --5-bit output
end component;
component Mux2 32
                                                  --Mux for B Data of
   bit mux
        ONE: in std logic vector(31 downto 0); -- One Input for 32-
bit mux
        CTRL: in std logic vector(5 downto 0); --Control signal
        OUTPUT: out std logic vector(31 downto 0)); --32-bit output
end component;
component Mux2 32 1
                                                  --Mux for Write Data
   port (ZERO: in std logic vector(31 downto 0);
                                                  --Zero Input for 32-
bit mux
        ONE: in std logic vector(31 downto 0);
                                                 --One Input for 32-
bit mux
        CTRL: in std logic vector(5 downto 0); --Control signal
        OUTPUT: out std_logic_vector(31 downto 0)); --32-bit output
end component;
```

```
component Mux 3
                                                     --Mux for A Data of
   port (ZERO: in std logic vector(31 downto 0);
                                                     --Zero input for 32-
bit mux
         ONE: in std logic vector(31 downto 0);
                                                     --One input for 32-
bit mux
         TWO: in std logic vector(31 downto 0);
                                                    --Two inptu for 32-
bit mux
         CTRL: in std logic vector (5 downto 0);
                                                     --Controla signla
         OUTPUT: out std logic vector(31 downto 0)); --32-bit output
end component;
component Sign Extend 5
                                                     --Takes 5 bit number
and truncattes with 0
   port (INPUT: in std logic vector(4 downto 0); --5-bit Input
         OUTPUT: out std_logic_vector(31 downto 0)); --32-bit ouput
end component;
component Sign Extend 16
                                                     -- Takes 16 bit number
and trancates with 0
   port (INPUT: in std logic vector(15 downto 0);
                                                   --16-bit Input
         OUTPUT: out std logic vector(31 downto 0)); --32-bit output
end component;
component PC Calc
  port (PC IN: in std logic vector(31 downto 0);
                                                     --32-bit PC
       IMM: in std logic vector(31 downto 0);
                                                     --32-bit Immidiate
value
       Branch: in std logic;
                                                     --Branch Control
Signal from ALU
       Instruction Mem
       X Type: in std logic vector(1 downto 0);
                                                     --Type of
instruction: Going to be used for Jump Instruction "01"
       PC OUT: out std logic vector(31 downto 0)); --32-bit PC output
end component;
begin
Instruction Mem: Instruction Memory port map (PC => aPC,
                                  INSTRUCTION => TEMP INST);
Decode: Instruction Decode port map(INST => TEMP INST,
                                  RS => TEMP RS,
                                  RT => TEMP RT,
                                  RD => TEMP RD,
                                  IMM => TEMP IMM,
                                  SHMT => TEMP SHMT,
                                  FUNCT => TEMP FUNCT,
                                  X TYPE => TEMP TYPE);
Rd Select: Mux 2 port map (ZERO => TEMP RT,
                     ONE => TEMP RD,
                     CTRL => TEMP TYPE,
                     OUTPUT => TEMP M2OUT);
Reg Data: Register Data port map (RR1 => TEMP RS,
```

```
RR2 => TEMP RT,
                                WR \Rightarrow TEMP M2OUT,
                                WD => TEMP Reg Value,
                                Control => TEMP FUNCT,
                                RD1 => TEMP RD1,
                                RD2 \Rightarrow TEMP RD2,
                                CTRL OUT => TEMP CTRL OUT);
Shmt Extend: Sign Extend 5 port map(INPUT => TEMP SHMT,
                                OUTPUT => TEMP SE5OUT);
Imm Extend: Sign Extend 16 port map(INPUT => TEMP IMM,
                                 OUTPUT => TEMP SE16OUT);
A Data Select: Mux 3 port map(ZERO => TEMP RD1,
                        ONE => TEMP SE16OUT,
                        TWO => TEMP SE5OUT,
                        CTRL => TEMP FUNCT,
                        OUTPUT => TEMP A DATA);
B Data Select: Mux2 32 port map (ZERO => TEMP RD2,
                          ONE => TEMP SE16OUT,
                          CTRL => TEMP_FUNCT,
                          OUTPUT => TEMP B DATA);
ALU: ALU 32 Bit port map (A DATA => TEMP A DATA,
                             B DATA => TEMP B DATA,
                             CONTROL => TEMP FUNCT,
                             BRANCH => TEMP BRANCH,
                             F DATA => TEMP F DATA);
Data Mem: Data Memory port map (ADDR => TEMP F DATA,
                               WD => TEMP RD2,
                               Control => TEMP FUNCT,
                               RD \Rightarrow TEMP MEM RD);
Write DataMux: Mux2 32 1 port map (ZERO => TEMP MEM RD,
                            ONE => TEMP F DATA,
                            CTRL => TEMP FUNCT,
                            OUTPUT => TEMP Reg Value);
PC: PC Calc port map (PC IN =>aPC,
                           IMM => TEMP SE16OUT,
                           Branch => TEMP BRANCH,
                           Control => TEMP FUNCT,
                           X TYPE => TEMP TYPE,
                           PC OUT => aPC_OUT);
     aF DATA <= TEMP F DATA;
     aTEMP TYPE <= TEMP TYPE;
end architecture behave;
```