### Self-paced:


# Fp\_accum

#### 1. Introduction

## 2. Csim / syn / co-sim

#### Csim:

### Syn:



#### Interface

#### Summary

RTL Ports	Dir	Bits	Protocol	Source Object	С Туре
ap_clk	in	1	ap_ctrl_hs	hls_fp_accumulator	return value
ap_rst	in	1	ap_ctrl_hs	hls_fp_accumulator	return value
ap_start	in	1	ap_ctrl_hs	hls_fp_accumulator	return value
ap_done	out	1	ap_ctrl_hs	hls_fp_accumulator	return value
ap_idle	out	1	ap_ctrl_hs	hls_fp_accumulator	return value
ap_ready	out	1	ap_ctrl_hs	hls_fp_accumulator	return value
ap_return	out	32	ap_ctrl_hs	hls_fp_accumulator	return value
window0_address0	out	7	ap_memory	window0	array
window0_ce0	out	1	ap_memory	window0	array
window0_q0	in	32	ap_memory	window0	array
window0_address1	out	7	ap_memory	window0	array
window0_ce1	out	1	ap_memory	window0	array
window0_q1	in	32	ap_memory	window0	array

#### Co-sim:

```
INFO: [COSIM-47] Using XSIM for RTL simulation.

2 INFO: [COSIM-14] Instrumenting C test bench ...

Build using "C:/Xilinx/Vivado/2019.2/tps/win64/msys64/mingw64/bin/g++"

Compiling apatb_hls_fp_accumulator.cpp

Compiling fp_accum.cpp_pre.cpp.tb.cpp

Generating cosim.tv.exe

7 INFO: [COSIM-302] Starting C TB testing ...

8 INFO: [COSIM-333] Generating C post check test bench ...


9 INFO: [COSIM-12] Generating RTL test bench ...

10 INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***

11 INFO: [COSIM-323] Starting verilog simulation.

12 INFO: [COSIM-15] Starting XSIM ...
```

### 3. Implement



## 4. Optimize

## 5. Github

https://github.com/jeff-tong/MSOC---Application-Acceleration-with-High-Level-Synthesis-

## 6. Reference