4th Semester, Academic Year 2020-21

Date:

	Name: OP JOY JEFFERSON	SRN:PES2UG19CS270	Section:E
1			

Week#____10____ Program Number: ____1_


Given a C- Code convert it in its equivalent ARM Code. These programs need to be executed on ARMSIM Simulator

1)
$$x = (a + b) - c$$
;

ARM Assembly Language Code




Screenshot showing the value of x, a, b, c in the register window.




2) z = (a << 2) | (b & 15);





Screenshot showing the value of a, b, z in the register window.



4th Semester, Academic Year 2020-21


Date:

Name:OP JOY JEFFERSON	SRN:PES2UG19CS270	Section:E

Week#____10_____ Program Number: ____2_

1) Consider the following instructions. Execute these instructions using simulator of 5 stage pipeline of MIPS architecture.

ADD R0, R1, R2 SUB R3, R0, R4.



Observe the following and note down the results.

a) Check whether there is data dependency for the second instruction?

Yes, there is data dependency(RAW) for the second screenshot.

Related Screenshot

(inserted above).


b) If yes, then, how many stall states have been introduced? 2 stalls

Related Screenshot

(inserted above).

c) If data forwarding is applied how many stall states have been reduced?Zero.

Related Screenshot



4th Semester, Academic Year 2020-21

Date:

Name: OP JOY JEFFERSON	SRN:PES2UG19CS270	Section:E

Week#____10____ Program Number: ____3__

Consider the following code segment in C.

$$A = B + E;$$

 $C = B + F;$


a) Write the code using MIPS 5 STAGE pipeline architecture.

ARM Assembly Language Code



b) Find the hazards;

Related Screenshot



c) Reorder the instructions to avoid pipeline stalls.

Related Screenshot

No reordering required.

4th Semester, Academic Year 2020-21


Date:

Name: OP JOY JEFFERSON	SRN:PES2UG19CS270	Section
		:E
\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	Drogram Number	1
Week#10	Program Number:	+
Using MIPS 5 stage pipeline archit	ecture, execute the following	g
instructions and avoid stall states if	any.	
LW \$10, 20(\$1)		
SUB \$11, \$2, \$3		
ADD 012 02 04		

SUB \$10, 20(\$1) SUB \$11, \$2, \$3 ADD \$12, \$3, \$4 LW \$13, 24(\$1) ADD \$14, \$5, \$6

a)Related Screenshot with stalls No stalls.

b) Related Screenshot without stalls



4th Semester, Academic Year 2020-21


Date:

Name: OP JOY JEFFER	SON SRN: PES2UG:	Section:E 19CS270
Week#10	Progran	n Number:5
This exercise is to understand the relationship between delay slots, control hazards and branch execution in a 5 stage MIPS pipelined processor.		
Label 1: LW	\$1,40(\$6)	
BE	Q \$2, \$3, Label2	: branch taken
Label2: BI	D \$1, \$6, \$4 EQ \$1, \$2, Label 1 W \$2, 20(\$4)	: branch not taken

Assume full data forwarding and predict- taken branch prediction.

Note the observations.

Related Screenshot



Disclaimer:

- The programs and output submitted is duly written, verified and executed by me.
- I have not copied from any of my peers nor from the external resource such as internet.
- If found plagiarized, I will abide with the disciplinary action of the University.

Signature: joy

Name: OP JOY JEFFERSON

SRN: PES2UG19CS270

Section: E

Date: 10/04/2021