# 4th Semester, Academic Year 2020-21

Date:2/4/2021

Program Number: 1

Name: OP Joy Jefferson	SRN:PES2UG19CS270	Section:E

Consider a direct mapped cache of size 16 bytes with block size 4 bytes. The size of main memory is 256 bytes. Find Number of bits in tag, index and offset. The processor generates requests as follows


1,4,8,5,14,11,13,38,9,B,4,2B,5,6,9,11. Find hit rate and miss rate.

Week#


a) Cache Address Table showing the splitup of the address fields for the requests generated by the processor



b) Screenshot showing the Cache Table



c) Screenshot showing hit and miss rates



## 4th Semester, Academic Year 2020-21

Date:2/2/2021

Name: OP JOY JEFFERSON	SRN:PES2UG19CS270	Section:E


Week#\_\_\_\_9\_\_\_ Program Number: \_\_\_\_2\_

Consider a direct mapped cache of size 16 KB with block size 256 bytes. The size of main memory is 128 KB. Find Number of bits in tag. Randomly generate 10 addresses and find hit rate and miss rate.

a) Cache Address Table showing the splitup of the address fields for the requests generated by the processor



b) Screenshot showing the Cache Table



c) Screenshot showing hit and miss rates

### **Statistics**

Hit Rate: 0%

Miss Rate: 100%

## **List of Previous Instructions:**

- Load 352C [Miss]
- Load 2EA3 [Miss]
- Load 1AC97 [Miss]
- Load B7C7 [Miss]
- Load E457 [Miss]
- Load C370 [Miss]
- Load EF13 [Miss]
- Load 48C3 [Miss]
- Load 6828 [Miss]
- Load 1626C [Miss]

# 4th Semester, Academic Year 2020-21

Date:2/3/2021


Name: OP JOY JEFFERSON	SRN:PES2UG19CS270	Section:E
Week#9	Program Number:	_3

A computer system uses 16-bit memory addresses. It has a 2K-byte cache organized in a direct-mapped manner with 64 bytes per cache block. Assume that the size of each memory word is 1 byte.


- a) Calculate the number of bits in each of the Tag, Block, and Word fields of the memory address.
- (b) When a program is executed, the processor reads data sequentially from the following word addresses: 1,4,8,5,14,11,13,38,9,B,4,2B,5,6,9,11.

All the above addresses are shown in decimal values. Assume that the cache is initially empty. For each of the above addresses, indicate whether the cache access will result in a hit or a miss.


a) Cache Address Table showing the splitup of the address fields for the requests generated by the processor



b) Screenshot showing the Cache Table



c) Screenshot showing hit and miss rates



# 4th Semester, Academic Year 2020-21

Date:2/3/2021

	301321	FERSON	Sixiv.i LS	20G19CS270	Section.L
Week#	_9	<del></del>	Program	Number:	_4
size 25	6 bytes. ' in tag. Ra	The size of	f main memo	e of size 16 KE ory is 128 KB. F Idresses and find	ind Number
•	he Addre		nowing the speed by the pro	olitup of the add	ress fields
a) Cacl	he Addre		0 1	. •	ress fields
a) Cacl	he Addre	sts generat	0 1	. •	ress fields

b) Screenshot showing the Cache Table

dex V	'alid	Tag	Data (Hex)	Dirty Bit
0	1	0	B. 0 W. 0 - 255	0
1	0	-	0	0
2	0	-	0	0
3	0	-	0	0
4	0	-	0	0
5	0	-	0	0
6	0	-	0	0
7	0	-	0	0
8	0	-	0	0
9	0	-	0	0
10	0	-	0	0
11	0	-	0	0
12	0	-	0	0
13	0	-	0	0
14	0	-	0	0
15	0	-	0	0
16	0	-	0	0
17	0	-	0	0
18	0	-	0	0
19	0	-	0	0
20	0	-	0	0
21	0	-	0	0
22	0	-	0	0
23	0	-	0	0
24	0	-	0	0
25	0	-	0	0
26	0	-	0	0
27	0	-	0	0
28	0	-	0	0
29	0	-	0	0
30	0	-	0	0
31	0	-	0	0

c) Screenshot showing hit and miss rates

#### **Statistics**

Hit Rate: 94% Miss Rate: 6%

#### **List of Previous Instructions:**

- Load 1 [Miss]
- Load 4 [Hit]
- Load 8 [Hit]
- Load 5 [Hit]
- Load 14 [Hit]
- Load 11 [Hit]
- Load 13 [Hit]
- Load 38 [Hit]
- Load 9 [Hit]
- Load B [Hit]
- Load 4 [Hit]
- Load 2B [Hit]
- Load 5 [Hit]
- Load 6 [Hit]
- Load 9 [Hit]
- Load 11 [Hit]

# 4th Semester, Academic Year 2020-21

Date:2/3/2021

Name: OP JOY JEFFERSON	SRN:PES2UG19CS270	Section:E
Week#9	Program Number:	5
Consider a main memory memory of 8 bytes initially generated by the CPU. All data that is replaced in cache	y empty .The following ac values in hexadecimal. C	ddresses are
Show the cache memory talk block size 1 byte. LRU Police	ole and filled data in the ca	che lines of
<ul><li>a) Cache Address Table sho</li><li>for the requests generated by</li><li>b) Screenshot showing the C</li></ul>	y the processor Cache Table	ress fields
c) Screenshot showing hit at The cache is mapped as	nd miss rates	
a) Direct Mapped		

#### ◆ Instruction Breakdown

000	01	0
3 bit	2 bit	1 bit

### **SE** Memory Block

,	
B. 1 W. 0	B. 1 W. 1
B. 2 W. 0	B. 2 W. 1
B. 3 W. 0	B. 3 W. 1
B. 4 W. 0	B. 4 W. 1
B. 5 W. 0	B. 5 W. 1
B. 6 W. 0	B. 6 W. 1

#### **Ⅲ** Cache Table

Index	Valid	Tag	Data (Hex)	Dirty Bit
0	1	010	BLOCK 8 WORD 0 - 1	0
1	1	000	BLOCK 1 WORD 0 - 1	0
2	1	101	BLOCK 16 WORD 0 - 1	0
3	1	000	BLOCK 3 WORD 0 - 1	0

#### **Statistics**

Hit Rate : 20% Miss Rate : 80%

#### **List of Previous Instructions:**

- Load B [Miss]
- Load 2F [Miss]
- Load 31 [Miss]
- Load F [Miss]
- Load A [Hit]
- Load 7 [Miss]
- Load 2C [Miss]
- Load 11 [Miss]
- Load B [Hit]
- Load 2 [Miss]

# b) Two way set Associative

## **₹** 2-WAY SET ASSOCIATIVE CACHE

#### ◆ Instruction Breakdown

	0000	1	0	
[	4 bit	1 bit	1 bit	


### **##** Memory Block

B. 8 W. 0	B. 8 W. 1	7
B. 9 W. 0	B. 9 W. 1	ı.
B. A W. 0	B. A W. 1	4
B. B W. 0	B. B W. 1	
B. C W. 0	B. C W. 1	
B. D W. 0	B. D W. 1	


#### **Ⅲ** Cache Table

Index	Valid	Tag	Data (Hex)	Dirty Bit
0	1	4	BLOCK 8 WORD 0 - 1	0
1	1	1	BLOCK 3 WORD 0 - 1	0

Index	Valid	Tag	Data (Hex)	Dirty Bit
0	1	b	BLOCK 16 WORD 0 - 1	0
1	1	2	BLOCK 5 WORD 0 - 1	0



## c) Four Way Set associative



# d) Fully Associative

### **₹** FULLY ASSOCIATIVE CACHE

#### → Instruction Breakdown

#### **SE** Memory Block 00001 5 bit 1 bit

_		
B. 1 W. 0	B. 1 W. 1	
B. 2 W. 0	B. 2 W. 1	
B. 3 W. 0	B. 3 W. 1	
B. 4 W. 0	B. 4 W. 1	
B. 5 W. 0	B. 5 W. 1	
B 6 W 0	B 6 W 1	

### **Ⅲ** Cache Table

Index	Valid	Tag	Data (Hex)	Dirty Bit
0	1	00001	BLOCK 1 WORD 0 - 1	0
1	1	10110	BLOCK 16 WORD 0 - 1	0
2	1	01000	BLOCK 8 WORD 0 - 1	0
3	1	00101	BLOCK 5 WORD 0 - 1	0

**Statistics** 

Hit Rate : 10%

Miss Rate: 90%

#### **List of Previous Instructions:**

- Load B [Miss]
- Load 2F [Miss]
- Load 31 [Miss]
- Load F [Miss]
- Load A [Hit]
- Load 7 [Miss]
- Load 2C [Miss]
- Load 11 [Miss]
- Load B [Miss]
- Load 2 [Miss]

**Next Index:** 1

Last Index: 0

## **Disclaimer:**

- The programs and output submitted is duly written, verified and executed by me.
- I have not copied from any of my peers nor from the external resource such as internet.
- If found plagiarized, I will abide with the disciplinary action of the University.

Signature:JOY

Name: OP JOY JEFFERSON

SRN:PES2UG19CS270

Section: E

Date:4/3/2021