1. 請指出 path. v 裡有 bug 的地方,該如何修正,解釋原因,以及會使那些 assertion 有 counter example。

修正處 1:

```
assign stopl_o = priority_flag ? ((full && !gnt_i) || !enable_i) :
1 ;
改成
assign stopl_o = !priority_flag ? ((full && !gnt_i) || !enable_i) :
1 ;
```

原因:

否則會有啟動問題, stop1_o、stop2_o 都會是 1, 會無法啟動這個會讓所有的 assertion 都沒有波型可以搜尋, 因為電路是不會正常跑的,但會讓一些 assertion 瞎矇混過。

Counter example:

(Assert	path.inst_vcomp_path.assert_nonfull_stop_check_wb	1	1	0.0	<embedded></embedded>
Ċ	Cover	path.inst_vcomp_path.sc3_1.genb1k6.core.genb1k7.COVER[0].data_in	PRE	Infinite	0.0	<embedded></embedded>
ζ.	Cover	path.inst_vcomp_path.sc3_1.genb1k6.core.genb1k7.COVER[0].data_out	AB (5)	Infinite	0.0	<embedded></embedded>
(Cover	path.inst_vcomp_path.sc3_1.genb1k6.core.genb1k7.COVER[1].data_in	PRE	Infinite	0.0	<embedded></embedded>
	Cover	path.inst_vcomp_path.sc3_1.genb1k6.core.genb1k7.COVER[1].data_out	AB (2)	Infinite	0.0	<embedded></embedded>
	Cover (related)	path.inst_vcomp_path.assume_arbitration_is_fairl:preconditionl	AB (3)	Infinite	0.0	<embedded></embedded>
	Cover (related)	path.inst_vcomp_path.assume_arbitration_is_fair2:precondition1	AB (3)	Infinite	0.0	<embedded< td=""></embedded<>
	Cover (related)	path.inst_vcomp_path.assume_no_gntl_without_reql:preconditionl	AB (2)	Infinite	0.0	<embedded< td=""></embedded<>
	Cover (related)	path.inst_vcomp_path.assume_no_gnt2_without_req2:precondition1	AB (3)	Infinite	0.0	<embedded< td=""></embedded<>
	Cover (related)	path.inst_vcomp_path.assert_validl_to_reql_bb:preconditionl	AB (3)	Infinite	0.0	<embedded< td=""></embedded<>
	Cover (related)	path.inst_vcomp_path.assert_valid2_to_req2_bb:precondition1	AB (3)	Infinite	0.0	<embedded< td=""></embedded<>
	Cover (related)	path.inst_vcomp_path.assert_validl_to_stopl_bb:preconditionl	PRE (1)	Infinite	0.0	<embedded< td=""></embedded<>
:	Cover (related)	path.inst_vcomp_path.assert_valid2_to_stop2_bb:precondition1	PRE (1)	Infinite	0.0	<embedded< td=""></embedded<>
	Cover (related)	path.inst_vcomp_path.assert_datal_flow_check_bb:precondition1	PRE	Infinite	0.0	<embedded< td=""></embedded<>
	Cover (related)	path.inst_vcomp_path.assert_data2_flow_check_bb:precondition1	PRE	Infinite	0.0	<embedded< td=""></embedded<>
	Cover (related)	path.inst_vcomp_path.assert_data_bypass_bb:precondition1	PRE	Infinite	0.0	<embedded< td=""></embedded<>
	Cover (related)	path.inst_vcomp_path.assert_stop_when_full_wb:preconditionl	PRE	Infinite	0.0	<embedded< td=""></embedded<>
	Cover (related)	path.inst_vcomp_path.assert_emptyDatal_wb:precondition1	PRE (1)	Infinite	0.0	<embedded< td=""></embedded<>
	Cover (related)	path.inst_vcomp_path.assert_emptyData2_wb:precondition1	PRE (1)	Infinite	0.0	<embedded< td=""></embedded<>
	Cover (related)	path.inst_vcomp_path.assert_emptyDataBypass_wb:precondition1	PRE (1)	Infinite	0.0	<embedded< td=""></embedded<>

修正處 2:

```
assign req1_o = (gnt1_i)? 0 : valid1_o;
assign req2_o = valid1_o;
assign valid1_o = !data_o[IDWIDTH+DWIDTH-1] && ( bypass1 || !empty );
assign valid2_o = data_o[IDWIDTH+DWIDTH-1] && ( bypass2 || !empty );
改成
assign req1_o = !data_o[IDWIDTH+DWIDTH-1] && ( bypass1
|| !empty ) ;
assign req2_o = data_o[IDWIDTH+DWIDTH-1] && ( bypass2
|| !empty ) ;
```

```
assign valid1_o = !data_o[IDWIDTH+DWIDTH-1] && ( bypass1 || !empty )
&& gnt1_i;
assign valid2_o = data_o[IDWIDTH+DWIDTH-1] && ( bypass2 || !empty )
&& gnt2_i;
原因:
因為 req_o 不是由 gnt_i 驅動的,是 gnt_i 由 req_o 由驅動
另外當 gnt_i 來之後, valid_o 要起來
Counter example:
會讓下列的 assertion 有反例
fairness: (1) assume_arbitration_is_fair1
(2) assume_arbitration_is_fair2
grant signals: (1) assume_no_gnt1_without_req1
(2)asume_no_gnt2_without_req2
if valid_o is asserted, the request should be asserted in the same
      (1)assert_valid1_to_reg1_bb
(2)assert_valid2_to_req2_bb
only one slave (memory) would be requested
assert_only_one_slave_request
2. 請指出 fifo. v 裡有 bug 的地方,該如何修正,解釋原因,以及會使那些
assertion 有 counter example 。
修正處:
wr_ptr <= wr_ptr == FDEPTH-2 ? {ADDR_WIDTH{1'b0}} : wr_ptr + 2;</pre>
rd_ptr \leftarrow (rd_ptr = FDEPTH - 2) ? \{ADDR_WIDTH\{1'b0\}\} : rd_ptr + 1;
改成
wr_ptr <= wr_ptr == FDEPTH-1 ? {ADDR_WIDTH{1'b0}} : wr_ptr + 1;</pre>
rd_ptr <= (rd_ptr == FDEPTH - 1) ? {ADDR_WIDTH{1'b0}} : rd_ptr + 1;
原因:
這樣 ptr 存取的資料才符合 circular queue, 才會是對的
Counter example: 會讓下列的 assertion 有反例
assert datal flow check bb . assert data2 flow check bb
if FIFO is empty, valid is asserted, but no gnt. Then input data
should be seen on the next cycle on the output
assert emptyDataBypass wb
```

score_board 的 data_integrity 和 no_overflow 也會沒過

3. 請附上用 12 條 assertion 的 verify (1) 初始有 bug 的 RTL 檔案 以及 (2) 修掉 bug 的 RTL 檔案在 JasperGold 上 prove 的結果 (2 張截圖)。

(1) 初始有 bug 的 RTL 檔案

T	Type ∇	Name \\Tag{\text{\text{\$\pi\$}}}	Engine 5
	Assert	path.inst_vcomp_path.assert_nonfull_stop_check_wb	В
	Cover (related)	path.inst_vcomp_path.assert_datal_flow_check_bb:precondition1	PRE
	Cover (related)	path.inst_vcomp_path.assert_data2_flow_check_bb:precondition1	PRE
	Cover (related)	path.inst_vcomp_path.assert_data_bypass_bb:precondition1	PRE
	Cover (related)	path.inst_vcomp_path.assert_emptyDatal_wb:precondition1	PRE
	Cover (related)	path.inst_vcomp_path.assert_emptyData2_wb:precondition1	PRE (1)
	Cover (related)	path.inst_vcomp_path.assert_emptyDataBypass_wb:precondition1	PRE (1)
	Cover (related)	path.inst_vcomp_path.assert_stop_when_full_wb:precondition1	PRE
	Cover (related)	path.inst_vcomp path.assert_valid1 to req1 bb:precondition1	PRE (1)
	Cover (related)	path.inst_vcomp_path.assert_validl_to_stopl_bb:precondition1	PRE (1)
	Cover (related)	path.inst_vcomp_path.assert_valid2_to_req2_bb:precondition1	PRE (1)
	Cover (related)	path.inst_vcomp_path.assert_valid2_to_stop2_bb:precondition1	PRE (1)
	Cover (related)	path.inst vcomp path.assume arbitration is fairl:precondition1	PRE (1)
	Cover (related)	path.inst vcomp path.assume arbitration is fair2:precondition1	
	Cover (related)	path.inst vcomp path.assume no gntl without reql:preconditionl	PRE (1)
	Cover (related)	path.inst_vcomp_path.assume_no_gnt1_without_req2:precondition1	PRE (1)
	Cover	path.inst_vcomp_path.sc3 1.genblk6.core.genblk7.COVER[0].data_in	PRE (1)
	Cover	path.inst_vcomp_path.sc3 1.genb1k6.core.genb1k7.COVER[0].data_in	PRE (1)
	Cover	path.inst_vcomp_path.sc3_1.genb1k6.core.genb1k7.COVER[1].data_out	PRE (1)
			PRE (a)
	Cover (nointed)	path.inst_vcomp_path.sc3_1.genblk6.core.genblk7.COVER[1].data_out	PRE (1)
	Cover (related)	path.inst_vcomp_path.assert_noPushRemainEmpty_wb:precondition1	В
	Cover (related)	path.inst_vcomp_path.assert_nonfull_stop_check_wb:preconditionl	В
	Cover (related)	path.inst_vcomp_path.assume_no_validl_if_stall1:precondition1	В
	Cover (related)	path.inst_vcomp_path.assume_no_valid2_if_stall2:precondition1	В
÷	Assert (live)	path.inst_vcomp_path.assert_datal_flow_check_bb	PRE
ļ.	Assert (live)	path.inst_vcomp_path.assert_data2_flow_check_bb	PRE
!	Assert (live)	path.inst_vcomp_path.assert_emptyDataBypass_wb	PRE
_	Assert	path.inst_vcomp_path.assert_cross_stop_bb	PRE
Ł	Assert	path.inst_vcomp_path.assert_data_bypass_bb	PRE
┇	Assert	path.inst_vcomp_path.assert_emptyDatal_wb	PRE
!	Assert	path.inst_vcomp_path.assert_emptyData2_wb	PRE (1)
	Assert	path.inst_vcomp_path.assert_never_full_empty_wb	PRE
	Assert	path.inst_vcomp_path.assert_never_overflow_bb	PRE
	Assert	path.inst_vcomp_path.assert_never_underflow_bb	PRE (1)
	Assert	path.inst_vcomp_path.assert_noPushRemainEmpty_wb	PRE (1)
	Assert	path.inst_vcomp_path.assert_only_one_slave_request	PRE (1)
I	Assert	path.inst_vcomp_path.assert_stop_when_full_wb	PRE
Ī	Assert	path.inst_vcomp_path.assert_validl_to_reql_bb	PRE
Ī	Assert	path.inst vcomp path.assert valid1 to stop1 bb	PRE (1)
Ī	Assert	path.inst_vcomp_path.assert_valid2_to_req2_bb	PRE (1)
i	Assert	path.inst_vcomp_path.assert_valid2_to_stop2_bb	PRE (1)
_	Assert	path.inst_vcomp_path.sc3 1.genblk6.core.genblk5.genblk1.data_integrity	PRE (1)
	Assert	path.inst vcomp path.sc3 1.genblk6.core.genblk5.genblk2.no overflow	PRE (1)
Ī	Assume (live)	path.inst_vcomp_path.assume_arbitration_is_fair1	?
i	Assume (live)	path.inst vcomp path.assume arbitration is fair2	2
•	Assume	caselasm1	2
	Assume	caselasm2	2
	Assume	path.inst vcomp path.assume datal sample hold bb	?
	Assume	path.inst vcomp path.assume data2 sample hold bb	2
	Assume	path.inst vcomp path.assume data3 sample hold bb	?
	_		
	Assume	path.inst_vcomp_path.assume_data4_sample_hold_bb	?
1	Assume	path.inst_vcomp_path.assume_gnt_cannot_rise_together	?
÷	Assume	path.inst_vcomp_path.assume_no_gntl_without_req1	?
•	Assume	path.inst_vcomp_path.assume_no_gnt2_without_req2	?
	Assume	path.inst_vcomp_path.assume_no_validl_if_stall1	?
	Assume	path.inst_vcomp_path.assume_no_valid2_if_stal12	?

(2) 修掉 bug 的 RTL 檔案在 JasperGold 上 prove 的結果

T	Type $\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$	Name $\ \ $	Engine 🔻
	Assume	path.inst_vcomp_path.assume_data3_sample_hold_bb	?
)	Assume	path.inst_vcomp_path.assume_data4_sample_hold_bb	?
)	Assume (live)	path.inst_vcomp_path.assume_arbitration_is_fair1	?
•	Cover (related)	path.inst_vcomp_path.assume_arbitration_is_fairl:preconditionl	Q3
)	Assume (live)	path.inst_vcomp_path.assume_arbitration_is_fair2	?
>	Cover (related)	path.inst_vcomp_path.assume_arbitration_is_fair2:precondition1	Q3
)	Assume	path.inst_vcomp_path.assume_no_validl_if_stall1	?
>	Cover (related)	path.inst_vcomp_path.assume_no_valid1_if_stall1:precondition1	Q3
)	Assume	path.inst_vcomp_path.assume_no_valid2_if_stal12	2
•	Cover (related)	path.inst_vcomp_path.assume_no_valid2_if_stal12:precondition1	Q3
)	Assume	path.inst_vcomp_path.assume_no_gntl_without_reql	?
•	Cover (related)	path.inst_vcomp_path.assume_no_gntl_without_reql:precondition1	Q3
)	Assume	path.inst_vcomp path.assume_no_gnt2_without_req2	?
,	Cover (related)	path.inst_vcomp_path.assume_no_gnt2_without_req2:precondition1	
)	Assume	path.inst_vcomp_path.assume_gnt_cannot_rise_together	Q3
	Assert		
•	Assert	path.inst_vcomp_path.assert_never_underflow_bb	K (3)
•		path.inst_vcomp_path.assert_never_overflow_bb	R (3)
	Assert	path.inst_vcomp_path.assert_cross_stop_bb	PRE (1)
•	Assert	path.inst_vcomp_path.assert_validl_to_reql_bb	PRE
•	Cover (related)	path.inst_vcomp_path.assert_validl_to_reql_bb:preconditionl	Q3
	Assert	path.inst_vcomp_path.assert_valid2_to_req2_bb	PRE
•	Cover (related)	path.inst_vcomp_path.assert_valid2_to_req2_bb:precondition1	Q3
•	Assert	path.inst_vcomp_path.assert_only_one_slave_request	PRE (1)
	Assert	path.inst_vcomp_path.assert_validl_to_stopl_bb	PRE (1)
•	Cover (related)	path.inst_vcomp_path.assert_validl_to_stopl_bb:preconditionl	Q3
_	Assert	path.inst_vcomp_path.assert_valid2_to_stop2_bb	PRE (1)
*	Cover (related)	path.inst_vcomp_path.assert_valid2_to_stop2_bb:precondition1	Q3
)	Assume	path.inst_vcomp_path.assume_datal_sample_hold_bb	?
)	Assume	path.inst_vcomp_path.assume_data2_sample_hold_bb	?
	Assert (live)	path.inst_vcomp_path.assert_datal_flow_check_bb	C (9)
^	Cover (related)	path.inst_vcomp_path.assert_datal_flow_check_bb:precondition1	L
•	Assert (live)	path.inst_vcomp_path.assert_data2_flow_check_bb	C (9)
*	Cover (related)	path.inst_vcomp_path.assert_data2_flow_check_bb:precondition1	K
•	Assert	path.inst_vcomp_path.assert_data_bypass_bb	Hp (1)
*	Cover (related)	path.inst_vcomp_path.assert_data_bypass_bb:precondition1	K
/	Assert	path.inst_vcomp_path.assert_never_full_empty_wb	Hp (2)
/	Assert	path.inst_vcomp_path.assert_noPushRemainEmpty_wb	R (3)
<i>></i>	Cover (related)	path.inst_vcomp_path.assert_noPushRemainEmpty_wb:precondition1	Q3
/	Assert	path.inst_vcomp path.assert stop when full wb	PRE (1)
•	Cover (related)	path.inst_vcomp_path.assert_stop_when_full_wb:precondition1	Нр
>	Assert	path.inst_vcomp_path.assert_nonfull_stop_check_wb	PRE (1)
>	Cover (related)	path.inst_vcomp_path.assert_nonfull_stop_check_wb:preconditionl	Q3
,	Assert	path.inst_vcomp_path.assert_emptyDatal_wb	R (3)
>	Cover (related)	path.inst vcomp path.assert emptyDatal wb:precondition1	L (3)
>	Assert	path.inst vcomp path.assert emptyData2 wb	R (3)
,	Cover (related)	path.inst_vcomp_path.assert_emptyData2_wb	
•	Assert (live)	path.inst_vcomp_path.assert_emptyDataBypass_wb	Q3
·	Cover (related)	path.inst_vcomp_path.assert_emptyDataBypass_wb path.inst_vcomp_path.assert_emptyDataBypass_wb:precondition1	Tri
•			L (10)
	Assert	path.inst_vcomp_path.sc3_l.genblk6.core.genblk5.genblk1.data_integrity	R (16)
*	Assert	path.inst_vcomp_path.sc3_1.genblk6.core.genblk5.genblk2.no_overflow	R (16)
	Cover	path.inst_vcomp_path.sc3_1.genblk6.core.genblk7.COVER[0].data_in	K
•	Cover	path.inst_vcomp_path.sc3_1.genblk6.core.genblk7.COVER[0].data_out	K
•	Cover	path.inst_vcomp_path.sc3_1.genblk6.core.genblk7.COVER[1].data_in	Q3
	F2	path.inst_vcomp_path.sc3_1.genblk6.core.genblk7.COVER[1].data_out	Q3
)	Cover	caselasml	40

4. 請完整地列出(包含 code) 哪幾條 assertion,即使是有 bug 的 RTLcode,也 會被 proved。

因為一開始沒有啟動,所以下面有些會碰巧矇對

assert_never_underflow_bb assert_never_overflow_bb assert_cross_stop_bb assert_valid1_to_req1_bb assert_valid2_to_req2_bb assert_only_one_slave_request assert_valid1_to_stop1_bb assert_valid2_to_stop2_bb assert_data_bypass_bb assert_never_full_empty_wb assert_noPushRemainEmpty_wb assert_stop_when_full_wb assert_emptyData1_wb assert_emptyData2_wb assert_datal_flow_check_bb assert_data2_flow_check_bb assert_emptyDataBypass_wb

5. 請截圖 scoreboard 的六個 property 被 proved 的情形

✓	Assert	path.inst_vcomp_path.sc3_1.genblk6.core.genblk5.genblk1.data_integrity	R (16)	
✓	Assert	path.inst_vcomp_path.sc3_1.genb1k6.core.genb1k5.genb1k2.no_overf1ow	R (16)	
✓	Cover	path.inst_vcomp_path.sc3_1.genb1k6.core.genb1k7.COVER[0].data_in	K	
✓	Cover	path.inst_vcomp_path.sc3_1.genb1k6.core.genb1k7.COVER[0].data_out	K	
✓	Cover	path.inst_vcomp_path.sc3_1.genb1k6.core.genb1k7.COVER[1].data_in	Q3	
✓	Cover	path.inst_vcomp_path.sc3_1.genb1k6.core.genb1k7.COVER[1].data_out	Q3	₩