Rev. 1.0, Jun. 2013

K3PE7E00QM

Mobile DRAM Stack Specification

216FBGA, 12x12, 4Gb(128M x32) LPDDR2 SDRAM + 8Gb(256M x32) DDP LPDDR2 SDRAM

datasheet s.LSI only

SAMSUNG ELECTRONICS RESERVES THE RIGHT TO CHANGE PRODUCTS, INFORMATION AND SPECIFICATIONS WITHOUT NOTICE.

Products and specifications discussed herein are for reference purposes only. All information discussed herein is provided on an "AS IS" basis, without warranties of any kind.

This document and all information discussed herein remain the sole and exclusive property of Samsung Electronics. No license of any patent, copyright, mask work, trademark or any other intellectual property right is granted by one party to the other party under this document, by implication, estoppel or otherwise.

Samsung products are not intended for use in life support, critical care, medical, safety equipment, or similar applications where product failure could result in loss of life or personal or physical harm, or any military or defense application, or any governmental procurement to which special terms or provisions may apply.

For updates or additional information about Samsung products, contact your nearest Samsung office.

All brand names, trademarks and registered trademarks belong to their respective owners.

□2013 Samsung Electronics Co., Ltd. All rights reserved.



Revision History

Revision No.	Revision No. History		<u>Remark</u>	<u>Editor</u>
0.0	- First version for target specification.	17th Apr, 2013	Target	J.Y.Bae
	- K4P4G324EQ-%_Ver 0.1			
1.0	- Final datasheet.	14th Jun, 2013	Final	J.Y.Bae
	- Corrected errata.			
	- Revise package dimension.			



Table Of Contents

Mobile	DRAM	Stack S	pecifica	ation

1.0 KEY FEATURES	6
2.0 ORDERING INFORMATION	7
3.0 ADDRESS CONFIGURATION	7
4.0 PKG DIMENSION & PIN DESCRIPTION	8 9
5.0 IDD SPEC TABLE <u>CH.A 4Gb LPDDR2 SDRAM (256M x32)</u>	12
1.0 KEY FEATURE	15
2.0 ORDERING INFORMATION	15
3.0 LPDDR2 SDRAM ADDRESSING	16
4.0 INPUT/OUTPUT FUNCTIONAL DESCRIOPTION	17
5.0 FUNCTIONAL DESCRIPTION	
6.0 TRUTH TABLES	
6.1 Truth Tables	
6.3 Data mask truth table	
7.0 ABSOLUTE MAXIMUM DC RATINGS	35
8.0 AC & DC OPERATING CONDITIONS	36
8.1 Recommended DC Operating Conditions	
8.2 Input Leakage Current	
9.0 AC AND DC INPUT MEASUREMENT LEVELS	
9.1 AC and DC Logic Input Levels for Single-Ended Signals	
9.1.1 AC and DC Input Levels for Single-Ended CA and CS Signals	
9.2.1 AC and DC Input Levels for Single-Ended Data Signals	37
9.3 Vref Tolerances	
9.4 Input Signal9.5 AC and DC Logic Input Levels for Differential Signals	
9.5.1 Differential signal definition	40
9.5.2 Differential swing requirements for clock (CK - CK) and strobe (DQS - DQS)	
9.6 Differential Input Cross Point Voltage	
9.7 Slew Rate Definitions for Single-Ended Input Signals	44
9.8 Slew Rate Definitions for Differential Input Signals	
10.0 AC AND DC OUTPUT MEASUREMENT LEVELS	
10.1 Single Ended AC and DC Output Levels	
10.3 Single Ended Output Slew Rate	46
10.4 Differential Output Slew Rate	
11.0 OUTPUT BUFFER CHARACTERISTICS	
11.1 HSUL_12 Driver Output Timing Reference Load	
12.0 RONPU AND RONPD RESISTOR DEFINITION	
12.1 RONPU and RONPD Characteristics with ZQ Calibration	
12.3 RONPU and RONPD Characteristics without ZQ Calibration	



12.4 RZQ I-V Curve	53
13.0 INPUT/OUTPUT CAPACITANCE	55
14.0 IDD SPECIFICATION PARAMETERS AND TEST CONDITIONS	56
14.1 IDD Measurement Conditions	56
14.2 IDD Specifications	
14.3 IDD Spec Table	
15.0 ELECTRICAL CHARACTERISTICS AND AC TIMING	
15.1 Clock Specification	62
15.1.1 Definition for tCK(avg) and nCK	
15.1.3 Definition for tCH(avg) and tCL(avg)	
15.1.4 Definition for tJIT(per)	
15.1.5 Definition for tJIT(cc)	
15.1.6 Definition for tERR(nper)	
15.1.7 Definition for duty cycle jitter tJIT(duty)	
15.2 Period Clock Jitter	
15.2.1 Clock period jitter effects on core timing parameters	65
15.2.1.1 Cycle time de-rating for core timing parameters	
15.2.1.2 Clock Cycle de-rating for core timing parameters	
15.2.2 Clock jitter effects on Command/Address timing parameters	66
15.2.3.1 tRPRE	
15.2.3.2 tLZ(DQ), tHZ(DQ), tDQSCK, tLZ(DQS), tHZ(DQS)	
15.2.3.3 tQSH, tQSL	
15.2.3.4 tRPST	
15.2.4 Clock jitter effects on Write timing parameters	
15.2.4.2 tDSS, tDSH	
15.2.4.3 tDQSS	
15.3 LPDDR2 Refresh Requirements by Device Density	
15.4 AC Timings	
15.6 Data Setup, Hold and Slew Rate Derating	
CH.B 8Gb DDP LPDDR2 SDRAM (256M x32)	
1.0 KEY FEATURE	85
2.0 ORDERING INFORMATION	85
3.0 LPDDR2 SDRAM ADDRESSING	
3.1 Functional Block Diagram	
3.2 Input/Output Functional Description	
4.0 FUNCTIONAL DESCRIPTION	
4.1 Simplified LPDDR2 Bus Interface State Diagram	
4.2 Mode Register Definition	90
4.2.1 Mode Register Assignment and Definition in LPDDR2 SDRAM	90
5.0 TRUTH TABLES	99
5.1 Truth Tables	
5.2 LPDDR2-SDRAM Truth Tables	
5.3 Data mask truth table	
6.0 ABSOLUTE MAXIMUM DC RATINGS	105
7.0 AC & DC OPERATING CONDITIONS	
7.1 Recommended DC Operating Conditions	
7.2 Input Leakage Current	
8.0 AC AND DC INPUT MEASUREMENT LEVELS8.1 AC and DC Logic Input Levels for Single-Ended Signals	
8.1.1 AC and DC Input Levels for Single-Ended CA and CS Signals	
8.2 AC and DC Input Levels for CKE	
8.2.1 AC and DC Input Levels for Single-Ended Data Signals	



8.3 Vref Tolerances	
8.4 Input Signal	
8.5 AC and DC Logic Input Levels for Differential Signals	
8.5.1 Differential signal definition	
8.5.2 Differential swing requirements for clock (CK - CK) and strobe (DQS - DQS)	
8.5.3 Single-ended requirements for differential signals	
8.6 Differential Input Cross Point Voltage	
8.7 Slew Rate Definitions for Single-Ended Input Signals	114
8.8 Slew Rate Definitions for Differential Input Signals	114
9.0 AC AND DC OUTPUT MEASUREMENT LEVELS	115
9.1 Single Ended AC and DC Output Levels	
9.2 Differential AC and DC Output Levels	
·	
9.3 Single Ended Output Slew Rate	
9.4 Differential Output Slew Rate	
9.5 Overshoot and Undershoot Specifications	
10.0 OUTPUT BUFFER CHARACTERISTICS	119
10.1 HSUL_12 Driver Output Timing Reference Load	119
11.0 RONPU AND RONPD RESISTOR DEFINITION	120
11.1 RONPU and RONPD Characteristics with ZQ Calibration	
11.2 Output Driver Temperature and Voltage Sensitivity	
11.3 RONPU and RONPD Characteristics without ZQ Calibration	
11.4 RZQ I-V Curve	
12.0 INPUT/OUTPUT CAPACITANCE	125
13.0 IDD SPECIFICATION PARAMETERS AND TEST CONDITIONS	126
13.1 IDD Measurement Conditions	
13.2 IDD Specifications	
13.3 IDD Spec Table	
·	
14.0 ELECTRICAL CHARACTERISTICS AND AC TIMING	
14.1 Clock Specification	
14.1.1 Definition for tCK(avg) and nCK	
14.1.2 Definition for tCK(abs)	
14.1.3 Definition for tCH(avg) and tCL(avg)	
14.1.4 Definition for tJIT(per)	
14.1.5 Definition for tJIT(cc)	
14.1.6 Definition for tERR(nper)	
14.1.7 Definition for duty cycle jitter tJIT(duty)	
14.1.8 Definition for tCK(abs), tCH(abs) and tCL(abs)	
14.2 Period Clock Jitter	
14.2.1 Clock period jitter effects on core timing parameters	
14.2.1.1 Cycle time de-rating for core timing parameters	
14.2.1.2 Clock Cycle de-rating for core timing parameters	
14.2.2 Clock jitter effects on Command/Address timing parameters	
14.2.3 Clock jitter effects on Read timing parameters	
14.2.3.1 tRPRE	
14.2.3.2 tLZ(DQ), tHZ(DQ), tDQSCK, tLZ(DQS), tHZ(DQS)	
14.2.3.3 tQSH, tQSL	
14.2.3.4 tRPST	
14.2.4 Clock jitter effects on Write timing parameters	
14.2.4.1 tDS, tDH	136
14.2.4.2 tDSS, tDSH	136
14.2.4.3 tDQSS	
14.3 LPDDR2 Refresh Requirements by Device Density	
14.4 AC Timings	
14.5 CA and CS Setup, Hold and Derating	
14.6 Data Setup, Hold and Slew Pate Denating	1/12



4Gb (128Mx32) LPDDR2 SDRAM / 8Gb (256Mx32) DDP LPDDR2 SDRAM


1.0 KEY FEATURES

- Double-data rate architecture; two data transfers per clock cycle
- Bidirectional data strobes (DQS, DQS), These are transmitted/received with data to be used in capturing data at the receiver
- Differential clock inputs (CK and $\overline{\text{CK}}$)
- Differential data strobes (DQS and DQS)
- Commands & addresses entered on both positive and negative CK edges; data and data mask referenced to both edges of DQS
- 8 internal banks for concurrent operation
- Data mask (DM) for write data
- Burst Length: 4 (default), 8 or 16
- Burst Type: Sequential or Interleave
- Read & Write latency : Refer to Table 47 LPDDR2 AC Timing Table
- · Auto Precharge option for each burst access
- · Configurable Drive Strength
- · Auto Refresh and Self Refresh Modes
- Partial Array Self Refresh and Temperature Compensated Self Refresh
- Deep Power Down Mode
- · HSUL_12 compatible inputs
- VDD1/VDD2/VDDQ/VDDCA
 - : 1.8V/1.2V/1.2V/1.2V
- No DLL : CK to DQS is not synchronized
- · Edge aligned data output, center aligned data input
- Operating Temperature : -25 ~ 85°C



2.0 ORDERING INFORMATION

Part Number	Max Freq.		Interface	Package	
i art italiibei	A-Channel	B-Channel	interrace	i ackage	
K3PE7E00QM-BGC2	1066Mbps (tCK=1.875ns)	1066Mbps (tCK=1.875ns)	HSUL_12	12x12 216 FBGA	




3.0 ADDRESS CONFIGURATION

Organization (A-Channel : LPDDR2)	Bank Address	Row Address	Column Address
128M x 32	BA0 - BA2	A0 - A13	A0 - A9
Organization (B-Channel : LPDDR2)	Bank Address	Row Address	Column Address
256M x 32	BA0 - BA2	A0 - A13	A0 - A9




4.0 PKG DIMENSION & PIN DESCRIPTION

4.1 LPDDR2 SDRAM Package Dimension





4.2 LPDDR2 SDRAM PACKAGE BALLOUT



[Top View]

Channel A		Ground
Channel B		ZQ
Power		NC




4.3 PAD DEFINITION AND DESCRIPTION


Pin Name	Pin Function Channel-A	Pin Name	Pin Function Channel-B
CK_a, CK_a	System Differential Clock	CK_b, CK_b	System Differential Clock
CKE_a	Clock Enable	CKE0_b, CKE1_b	Clock Enable
CS_a	Chip Select	CS0b, CS1_b	Chip Select
CA0_a ~ CA9_a	DDR Command / Address Inputs	CA0_b ~ CA9_b	DDR Command / Address Inputs
DM0_a ~ DM3_a	Input Data Mask	DM0_b ~ DM3_b	Input Data Mask
DQS0_a ~ DQS3_a	Data Strobe Bi-directional	DQS0_b ~ DQS3_b	Data Strobe Bi-directional
DQS0_a ~ DQS3_a	Data Strobe Complementary	DQS0_b ~ DQS3_b	Data Strobe Complementary
DQ0_a ~ DQ31_a	Data Inputs / Outputs	DQ0_b ~ DQ31_b	Data Inputs / Outputs
VDD1_a	Core Power Supply 1	VDD1_b	Core Power Supply 1
VDD2_a	Core Power Supply 2	VDD2_b	Core Power Supply 2
VDDCA_a	Input Receiver Power Supply	VDDCA_b	Input Receiver Power Supply
VDDQ_a	I/O Power Supply	VDDQ_b	I/O Power Supply
VRef(CA)_a	Reference Voltage for CA Input Receiver	VRef(CA)_b	Reference Voltage for CA Input Receiver
VRef(DQ)_a	Reference Voltage for DQ Input Receiver	VRef(DQ)_b	Reference Voltage for DQ Input Receiver
VSSCA_a	Ground for CA Input Receivers	VSSCA_b	Ground for CA Input Receivers
VSSQ_a	I/O Ground	VSSQ_b	I/O Ground
ZQ_a	Reference Pin for Output Drive Strength Calibration	ZQ_b	Reference Pin for Output Drive Strength Calibration

Pin Name	Pin Function	
VDD1_ab	O1_ab Core Power Supply 1	
VDD2_ab	Core Power Supply 2	
VSS	Ground	
NC	No Connet	



4.4 FUNCTIONAL BLOCK DIAGRAM







5.0 IDD SPEC TABLE

[Table 1] IDD Specification for 4G + 8G DDP 2 -Channel LPDDR2

	Symbol	Power Supply	1066Mbps	Units	Notes
	IDD0 ₁	VDD1	8.0	mA	3,14
IDD0	IDD0 ₂	VDD2	47.2	mA	3,14
	IDD0 _{IN}	VDDCA + VDDQ	5.2	mA	3,4,14
	IDD2P ₁	VDD1	1.5	mA	3,13
IDD2P	IDD2P ₂	VDD2	3.3	mA	3,13
	IDD2P _{IN}	VDDCA + VDDQ	0.3	mA	3,4,13
	IDD2PS ₁	VDD1	1.5	mA	3,13
IDD2PS	IDD2PS ₂	VDD2	3.3	mA	3,13
	IDD2PS _{IN}	VDDCA + VDDQ	0.3	mA	3,4,13
	IDD2N ₁	VDD1	2.0	mA	3,14
IDD2N	IDD2N ₂	VDD2	15.2	mA	3,14
	IDD2N _{IN}	VDDCA + VDDQ	3.2	mA	3,4,14
	IDD2NS ₁	VDD1	2.0	mA	3,14
IDD2NS	IDD2NS ₂	VDD2	8.2	mA	3,14
	IDD2NS _{IN}	VDDCA + VDDQ	3.2	mA	3,4,14
	IDD3P ₁	VDD1	2.5	mA	3,14
IDD3P	IDD3P ₂	VDD2	6.2	mA	3,14
	IDD3P _{IN}	VDDCA + VDDQ	0.3	mA	3,4,14
	IDD3PS ₁	VDD1	2.5	mA	3,14
IDD3PS	IDD3PS ₂	VDD2	6.2	mA	3,14
	IDD3PS _{IN}	VDDCA + VDDQ	0.3	mA	3,4,14
	IDD3N ₁	VDD1	3.0	mA	3,14
IDD3N	IDD3N ₂	VDD2	17.2	mA	3,14
	IDD3N _{IN}	VDDCA + VDDQ	3.2	mA	3,4,14
	IDD3NS ₁	VDD1	3.0	mA	3,14
IDD3NS	IDD3NS ₂	VDD2	9.2	mA	3,14
	IDD3NS _{IN}	VDDCA + VDDQ	3.2	mA	3,4,14
	IDD4R ₁	VDD1	3.0	mA	3,14
IDD4R	IDD4R ₂	VDD2	152.2	mA	3,14
א4טטו	IDD4R _{IN}	VDDCA	3.1	mA	3,14
	IDD4R _Q	VDDQ	140.1	mA	3,6,14
	IDD4W ₁	VDD1	3.0	mA	3,14
IDD4W	IDD4W ₂	VDD2	142.2	mA	3,14
	IDD4W _{IN}	VDDCA + VDDQ	10.2	mA	3,4,14



	Symbol		Power Supply	1066Mbps	Units	Notes
IDD5	IDD5 ₁		VDD1	19.0	mA	3,14
	IDD5 ₂		VDD2	127.2	mA	3,14
	IDD5 _{IN}	I	VDDCA + VDDQ	3.2	mA	3,4,14
	IDD5AE	B ₁	VDD1	4.0	mA	3,14
IDD5AB	IDD5AE	32	VDD2	15.2	mA	3,14
1550/15	IDD5AB	IN	VDDCA + VDDQ	3.2	mA	3,4,14
	IDD5PE	3 ₁	VDD1	4.0	mA	1,3,14
IDD5PB	IDD5PE	32	VDD2	24.2	mA	1,3,14
15501 5	IDD5PB _{IN}		VDDCA + VDDQ	3.2	mA	1,3,4,14
	IDD6 ₁	45°C	VDD1	0.54	mΛ	2 2 9 0 10 12
	IDD01	85°C		2.7	- mA	2,3,8,9,10,13
IDD6	IDD6 ₂	45°C	VDD2	2.4	- mA	2,3,8,9,10,13
1000	10002	85°C	VDD2	10.2	T IIIA	2,3,6,9,10,13
	IDD6 _{IN}	45°C	VDDCA +	0.06	mA	2,3,4,8,9,10,13
	IDDOIN	85°C	VDDQ	0.3		2,3,4,6,9,10,13
	IDD8 ₁	45°C	VDD1	30	- uA	3,11,12,13
	10001	85°C	1 0001	60	uA	3,11,12,13
IDD8	IDD8 ₂	45°C	VDD2	75	uA	2.44.42.42
סטטו	85°C	VDDZ	150] uA	3,11,12,13	
	IDD8	45°C	VDDCA +	45		2 4 44 42 42
	IDD8 _{IN} 85°C	85°C	VDDQ	90	uA	3,4,11,12,13

- 1) Per Bank Refresh only applicable for LPDDR2 devices of 1Gb or higher densities.
 2) This is the general definition that applies to full array Self Refresh. Refer to Table 44, IDD6 Partial Array Self-Refresh Current for details of Partial Array Self Refresh IDD6 specification.
- 3) IDD values published are the maximum of the distribution of the arithmetic mean.
- 4) Measured currents are the summation of VDDQ and VDDCA.
- 5) To calculate total current consumption, the currents of all active operations must be considered.
- 6) Guaranteed by design with output load of 5pF and RON=40Ohm.
- 7) IDD current specifications are tested after the device is properly initialized.
 8) In addition, supplier data sheets may include additional Self Refresh IDD values for temperature subranges within the Standard or Extended Temperature Ranges.
- 9) 1x Self-Refresh Rate is the rate at which the LPDDR2 device is refreshed internally during Self-Refresh before going into the Extended Temperature range.
- 10) IDD6 85°C is guaranteed, IDD6 45°C is typical values.
- 11) IDD8 85°C is guaranteed, IDD8 45°C is typical values.
- 12) DPD (Deep Power Down) function is an optional feature, and it will be enabled upon request.
 - Please contact Samsung for more information.
- 13) These specification values are under same condition of the both chips selected at the same time.

 14) These specification values are under IDD2PS condition of the other unselected chip.



CH.A 4Gb LPDDR2 SDRAM (256M x32)



LPDDR2 SDRAM SPECIFICATION

 $4G = 128M \times 32 (16M \times 32 \times 8 banks)$

1.0 KEY FEATURE

- Double-data rate architecture; two data transfers per clock cycle
- Bidirectional data strobes (DQS, DQS), These are transmitted/received with data to be used in capturing data at the receiver
- Differential clock inputs (CK and CK)
- Differential data strobes (DQS and DQS)
- · Commands & addresses entered on both positive and negative CK edges; data and data mask referenced to both edges of DQS
- 8 internal banks for concurrent operation
- · Data mask (DM) for write data
- Burst Length: 4 (default), 8 or 16
- Burst Type: Sequential or Interleave
- Read & Write latency: Refer to Table 47 LPDDR2 AC Timing Table
- Auto Precharge option for each burst access
- · Configurable Drive Strength
- · Auto Refresh and Self Refresh Modes
- Partial Array Self Refresh and Temperature Compensated Self Refresh
- Deep Power Down Mode
- HSUL_12 compatible inputs
- VDD1/VDD2/VDDQ/VDDCA
 - : 1.8V/1.2V/1.2V/1.2V
- · No DLL: CK to DQS is not synchronized
- Edge aligned data output, center aligned data input
- · Auto refresh duty cycle: 3.9us

2.0 ORDERING INFORMATION

Part No.			Max Frequency	Interface
K4P4G324EQ-*GC2	x32	Tc=-25~85'C	1066Mbps (tCK=1.875ns)	HSUL_12



3.0 LPDDR2 SDRAM ADDRESSING

[Table 1] LPDDR2 SDRAM Addressing

	Items	4Gb
	Number of Banks	8
	Bank Addresses	BA0-BA2
	t _{REFI} (us) ²⁾	3.9
x16	Row Addresses	R0-R13
"	Column Addresses ¹⁾	C0-C10
x32	Row Addresses	R0-R13
	Column Addresses ¹⁾	C0-C9

- NOTE:

 1) The least-significant column address C0 is not transmitted on the CA bus, and is implied to be zero.
- 2) t_{REFI} values for all bank refresh is Tc = -25~85°C, Tc means Operating Case Temperature 3) Row and Column Address values on the CA bus that are not used are "don't care."



4.0 INPUT/OUTPUT FUNCTIONAL DESCRIOPTION

[Table 2] Pad Definition and Description

Name	Type	Description
CK, CK	Input	Clock: CK and $\overline{\text{CK}}$ are differential clock inputs. All Double Data Rate (DDR) CA inputs are sampled on both positive and negative edge of CK. Single Data Rate (SDR) inputs, $\overline{\text{CS}}$ and CKE, are sampled at the positive Clock edge. Clock is defined as the differential pair, CK and $\overline{\text{CK}}$. The positive Clock edge is defined by the cross point of a rising CK and a falling $\overline{\text{CK}}$. The negative Clock edge is defined by the cross point of a falling CK and a rising $\overline{\text{CK}}$.
CKE	Input	Clock Enable: CKE HIGH activates and CKE LOW deactivates internal clock signals and therefore device input buffers and output drivers. Power savings modes are entered and exited through CKE transitions. CKE is considered part of the command code. See Command truth table for command code descriptions. CKE is sampled at the positive Clock edge.
CS	Input	Chip Select: \overline{CS} is considered part of the command code. See Command truth table for command code descriptions. \overline{CS} is sampled at the positive Clock edge.
CA0 - CA9	Input	DDR Command/Address Inputs: Uni-directional command/address bus inputs. CA is considered part of the command code. See Command truth table for command code descriptions.
DQ0 - DQ15 (x16) DQ0 - DQ31 (x32)	I/O	Data Inputs/Outputs: Bi-directional data bus
DQS0 - DQS1 DQS0 - DQS1 (x16) DQS0 - DQS3 DQS0 - DQS3 (x32)	I/O	Data Strobes (Bi-directional, Differential): The data strobe is bi-directional (used for read and write data) and Differential (DQS and DQS). It is output with read data and input with write data. DQS is edge-aligned to read data and centered with write data. For x16, DQS0 and DQS0 correspond to the data on DQ0 - DQ7, DQS1 and DQS1 to the data on DQ8 - DQ15. For x32, DQS0 and DQS0 correspond to the data on DQ0 - DQ7, DQS1 and DQS1 to the data on DQ8 - DQ15, DQS2 and DQS2 to the data on DQ16 - DQ23, DQS3 and DQS3 to the data on DQ24 - DQ31.
DM0 - DM1 (x16) DM0 - DM3 (x32)	Input	Input Data Mask: DM is the input mask signal for write data. Input data is masked when DM is sampled HIGH coincident with that input data during a Write access. DM is sampled on both edges of DQS. Although DM is for input only, the DM loading shall match the DQ and DQS (or \overline{DQS}). DM0 is the input data mask signal for the data on DQ0-7. For x16 and x32 devices, DM1 is the input data mask signal for the data on DQ8-15. For x32 device, DM2 is the input data mask signal for the data on DQ16-23 and DM3 is the input data mask signal for the data on DQ24-31.
V _{DD1}	Supply	Core Power Supply 1: Core power supply.
V _{DD2}	Supply	Core Power Supply 2: Core power supply.
V_{DDCA}	Supply	Input Receiver Power Supply: Power supply for CA0-9, CKE, $\overline{\text{CS}}$, CK, and $\overline{\text{CK}}$ input buffers.
V_{DDQ}	Supply	I/O Power Supply: Power supply for Data input/output buffers.
V _{Ref} (CA)	Supply	Reference Voltage for CA Command and Control Input Receiver: Reference voltage for all CA0-9, CKE, $\overline{\text{CS}}$, CK, and $\overline{\text{CK}}$ input buffers.
V _{Ref} (DQ)	Supply	Reference Voltage for DQ Input Receiver: Reference voltage for all Data input buffers.
V _{SS}	Supply	Ground
V _{SSCA}	Supply	Ground for Input Receivers
V _{SSQ}	Supply	I/O Ground

1) Data includes DQ and DM.



5.0 FUNCTIONAL DESCRIPTION

This device contains the following number of bits:

4Gb has 4,294,967,296 bits

All LPDDR2 devices use a double data rate architecture on the Command/Address (CA) bus to reduce the number of input pins in the system. The 10-bit CA bus contains command, address, and Bank/Row Buffer information. Each command uses one clock cycle, during which command information is transferred on both the positive and negative edge of the clock.

LPDDR2 uses a double data rate architecture on the DQ pins to achieve high speed operation. The double data rate architecture is essentially a 4n prefetch architecture with an interface designed to transfer two data bits per DQ every clock cycle at the I/O pins. A single read or write access for the LPDDR2 effectively consists of a single 4n-bit wide, one clock cycle data transfer at the internal SDRAM core and four corresponding n-bit wide, one-half-clock-cycle data transfers at the I/O pins.

Read and write accesses to the LPDDR2 are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence.

For LPDDR2 devices, accesses begin with the registration of an Activate command, which is then followed by a Read or Write command. The address and BA bits registered coincident with the Activate command are used to select the row and the Bank to be accessed. The address bits registered coincident with the Read or Write command are used to select the Bank and the starting column location for the burst access.

Prior to normal operation, the LPDDR2 must be initialized. The following section provides detailed information covering device initialization, register definition, command description and device operation.



5.1 Simplified LPDDR2 Bus Interface State Diagram

The simplified LPDDR2 bus interface state diagram provides a simplified illustration of allowed state transitions and the related commands to control them. For a complete definition of the device behavior, the information provided by the state diagram should be integrated with the truth tables and timing specification.

The truth tables provide complementary information to the state diagram, they clarify the device behavior and the applied restrictions when considering the actual state of all the banks.

For the command definition, see datasheet of [Command Definition & Timing Diagram].




Figure 1. LPDDR2: Simplified Bus Interface State Diagram

NOTE:

1) For LPDDR2-SDRAM in the Idle state, all banks are precharged.



5.2 Mode Register Definition

5.2.1 Mode Register Assignment and Definition in LPDDR2 SDRAM

[Table 3]Mode Register Assignment in LPDDR2 SDRAM (Common part) shows the 16 common mode registers for LPDDR2 SDRAM. [Table 4]Mode Register Assignment in LPDDR2 SDRAM (SDRAM part) shows only LPDDR2 SDRAM mode registers and [Table 5]Mode Register Assignment in LPDDR2 SDRAM (NVM Part) shows only LPDDR2 NVM mode registers. Additionally [Table 6]Mode Register Assignment in LPDDR2 SDRAM (DQ Calibration and Reset Command) shows RFU mode registers and Reset Command.

Each register is denoted as "R" if it can be read but not written, "W" if it can be written but not read, and "R/W" if it can be read and written.

Mode Register Read command shall be used to read a register. Mode Register Write command shall be used to write a register.

[Table 3] Mode Register Assignment in LPDDR2 SDRAM (Common part)

MR#	MA <7:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0		
0	00 _H	Device Info.	R		(RFU)		RZ	ZQI	(RFU)	DI	DAI		
1	01 _H	Device Feature 1	W	n	WR (for AF	P)	WC	BT		BL			
2	02 _H	Device Feature 2	W		(RF	=U)			RL 8	k WL			
3	03 _H	I/O Config-1	W		(RF	=U)			D	S			
4	04 _H	Refresh Rate	R	TUF		(RI	=U)	Refresh Rate					
5	05 _H	Basic Config-1	R			LF	DDR2 Ma	anufacturer ID					
6	06 _H	Basic Config-2	R				Revisi	ion ID1					
7	07 _H	Basic Config-3	R				Revisi	on ID2					
8	08 _H	Basic Config-4	R	I/O v	width		Der	nsity		Туре			
9	09 _H	Test Mode	W	Vendor-Spe			ndor-Spec	ecific Test Mode					
10	0A _H	IO Calibration	W		Calibration Code					е			
11:15	0B _H ~0F _H	(reserved)					(RI	(RFU)					

[Table 4] Mode Register Assignment in LPDDR2 SDRAM (SDRAM part)

MR#	MA <7:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0		
16	10 _H	PASR_Bank	W	Bank Mask									
17	11 _H	PASR_Seg	W			Segr	ment Mask	(SDRAM	only)				
18-19	12 _H -13 _H	(Reserved)					(R	FU)					



[Table 5] Mode Register Assignment in LPDDR2 SDRAM (NVM Part)

MR	M/ <7:0		Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
20:3	14 _H ~	1F _H	(Do Not Use)									

[Table 6] Mode Register Assignment in LPDDR2 SDRAM (DQ Calibration and Reset Command)

MR#	MA <7:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0		
32	20 _H	DQ Calibration Pattern A	R		See "DQ Calibration" on Operations & Timing Diagram.								
33:39	21 _H ~27 _H	(Do Not Use)											
40	28 _H	DQ Calibration Pattern B	R		See "D	Q Calibrat	ion" on Op	perations 8	Timing D	iagram.			
41:47	29 _H ~2F _H	(Do Not Use)											
48:62	30 _H ~3E _H	(Reserved)					(R	FU)					
63	3F _H	Reset	W					X					
64:126	40 _H ~7E _H	(Reserved)					(R	FU)					
127	7F _H	(Do Not Use)											
128:190	80 _H ∼BE _H	(Reserved for Vendor Use)					(R	FU)					
191	BF _H	(Do Not Use)											
192:254	C0 _H ~FE _H	(Reserved for Vendor Use)		(RFU)									
255	FF _H	(Do Not Use)											

The following notes apply to Table 3 Mode Register Assignment in LPDDR2 SDRAM (Common part), Table 4 Mode Register Assignment in LPDDR2 SDRAM (SDRAM part), Table 5 Mode Register Assignment in LPDDR2 SDRAM (NVM Part), and Table 6 Mode Register Assignment in LPDDR2 SDRAM (DQ Calibration and Reset Command):

- 1) RFU bits shall be set to '0' during Mode Register writes.
 2) RFU bits shall be read as '0' during Mode Register reads.
 3) All Mode Registers that are specified as RFU or write-only shall return undefined data when read and DQS, DQS shall be toggled.
 4) All Mode Registers that are specified as RFU shall not be written.
 5) Writes to read-only registers shall have no impact on the functionality of the device.



MR0_Device Information (MA<7:0> = 00_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
	(RFU)		RZ	ZQI	(RFU)	DI	DAI

DAI (Device Auto-Initialization Status)	Read-only	OP0	0 _B : DAI complete 1 _B : DAI still in progress
DI (Device Information)	Read-only	OP1	0 _B : SDRAM 1 _B : Do Not Use
RZQI (Built in Self Test for RZQ Information) 1)	Read-only	OP4:OP3	00 _B : RZQ self test not supported 01 _B : ZQ-pin may connect to VDDCA or float 10 _B : ZQ-pin may short to GND 11 _B : ZQ-pin self test completed, no error condition detected (ZQ-pin may not connect to VDDCA or float nor short to GND)

NOTE:

- 1) RZQI, if supported, will be set upon completion of the MRW ZQ Initialization Calibration command.
- 2) If ZQ is connected to VDDCA to set default calibration, OP[4:3] shall be set to 01. If ZQ is not connected to VDDCA, either OP[4:3] = 01 or OP[4:3] = 10 might indicate a ZQpin assembly error. It is recommended that the assembly error is corrected.
- 3) In the case of possible assembly error (either OP[4:3]=01 or OP[4:3]=10 per Note 2), the LPDDR2 device will default to factory trim settings for RON, and will ignore ZQ cal-
- ibration commands. In either case, the system may not function as intended.
 4) In the case of the ZQ self-test returning a value of 11b, this result indicates that the device has detected a resistor connection to the ZQ pin. However, this result cannot be used to validate the ZQ resistor value or that the ZQ resistor tolerance meets the specified limits (i.e 240-ohm +/- 1%).

MR1_Device Feature 1 (MA<7:0> = 01_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
n	WR (for AF	?)	WC	ВТ		BL	

BL	Write-only	OP<2:0>	010 _B : BL4 (default) 011 _B : BL8 100 _B : BL16 All others: Reserved
BT ¹⁾	Write-only	OP<3>	0 _B : Sequential (default) 1 _B : Interleaved (allowed for SDRAM only)
WC	Write-only	OP<4>	0 _B : Wrap (default) 1 _B : No wrap (allowed for SDRAM BL4 only)
nWR ²⁾	Write-only	OP<7:5>	001 _B : nWR=3 (default) 010 _B : nWR=4 011 _B : nWR=5 100 _B : nWR=6 101 _B : nWR=7 110 _B : nWR=8 All others: Reserved

NOTE:

1) BL 16, interleaved is not an official combination to be supported.
2) Programmed value in nWR register is the number of clock cycles which determines when to start internal precharge operation for a write burst with AP enabled. It is determined by RU(tWR/tCK).



[Table 7] Burst Sequence by BL, BT, and WC

00	00	04	C0	wc	ВТ	D.				Bu	rst Cy	cle N	umbe	r and	Burst	Addr	ess S	equen	ice			
C3	C2	C1	CU	WC	ВІ	BL	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
Х	Χ	0 B	0 B	wrap	any		0	1	2	3												
Х	Х	1 _B	0 B	wiap	ally	4	2	3	0	1												
Х	Х	Х	0 B	nw	any		у	y+1	y+2	y+3												
Х	0 B	0 B	0 B				0	1	2	3	4	5	6	7								
Х	0 _B	1 _B	0 _B				2	3	4	5	6	7	0	1								
Х	1 _B	0 B	0 _B		seq		4	5	6	7	0	1	2	3								
Х	1 _B	1 _B	0 _B	an		8	6	7	0	1	2	3	4	5								
Х	0 B	0 B	0 _B	wrap		0	0	1	2	3	4	5	6	7								
Х	0 _B	1 _B	0 _B		int		2	3	0	1	6	7	4	5								
Х	1 _B	0 B	0 _B		IIIL		4	5	6	7	0	1	2	3								
Х	1 _B	1 _B	0 _B				6	7	4	5	2	3	0	1								
Х	Х	Х	0 _B	nw	any		illegal (not allowed)															
0 _B	0 B	0 B	0 B				0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
0 B	0 B	1 _B	0 B				2	3	4	5	6	7	8	9	Α	В	С	D	Е	F	0	1
0 _B	1 _B	0 B	0 B				4	5	6	7	8	9	Α	В	С	D	Е	F	0	1	2	3
0 _B	1 _B	1 _B	0 B		000		6	7	8	9	Α	В	С	D	Е	F	0	1	2	3	4	5
1 _B	0 B	0 B	0 B	wrap	seq	16	8	9	Α	В	С	D	Е	F	0	1	2	3	4	5	6	7
1 _B	0 B	1 _B	0 B			10	Α	В	С	D	Е	F	0	1	2	3	4	5	6	7	8	9
1 _B	1 _B	0 B	0 B				С	D	Е	F	0	1	2	3	4	5	6	7	8	9	Α	В
1 _B	1 _B	1 _B	0 _B			_	Е	F	0	1	2	3	4	5	6	7	8	9	Α	В	С	D
Х	Х	Х	0 B		int								illeg	al (no	t allov	ved)						
Х	Х	Х	0 B	nw	any		illegal (not allowed)															

NOTE:

- 1) C0 input is not present on CA bus. It is implied zero.
 2) For BL=4, the burst address represents C1 C0.
 3) For BL=8, the burst address represents C2 C0.

[Table 8] LPDDR2 Non Wrap Restrictions

[rabio of E. BBitz iton triap resources							
4Gb							
Not across full page boundary							
x16 7FE, 7FF, 000, 001							
x32	3FE, 3FF, 000, 001						
Not across sub	page boundary						
x16	3FE, 3FF, 400, 401						
x32	None						

NOTE:

1) Non-wrap BL=4 data-orders shown above are prohibited.



⁴⁾ For BL=16, the burst address represents C3 - C0.
5) For no-wrap (nw), BL4, the burst shall not cross the page boundary and shall not cross sub-page boundary. The variable y may start at any address with C0 equal to 0 and may not start at any address in Table 8 below for the respective density and bus width combinations.

MR2_Device Feature 2 (MA<7:0> = 02_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
	(RI	-U)			RL 8	k WL	

			0001 _B : RL3 / WL1(default)
			0010 _B : RL4 / WL2
			0011_B: RL5 / WL2
RL & WL	Write-only	OP<3:0>	0100 _B : RL6 / WL3
			0101 _B : RL7 / WL4
			0110 _B : RL8 / WL4
			All others: Reserved

MR3_I/O Configuration 1 (MA<7:0> = 03_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
	(RF	-U)			D	S	

DS Write-only OP<3:0> 010 011 011 011	000 _B : Reserved 001 _B : 34.3-ohm typical 010 _B : 40-ohm typical (default) 011 _B : 48-ohm typical 100 _B : 60-ohm typical 101 _B : Reserved for 68.6-ohm typical 111 _B : 80-ohm typical 111 _B : 120-ohm typical II others: Reserved
---------------------------------------	---



$MR4_Device Temperature (MA<7:0> = 04_H)$

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
TUF		(RI	=U)	SDRA	AM Refresh	Rate	

SDRAM Refresh Rate	Read-only	OP<2:0>	000 _B : SDRAM Low temperature operating limit exceeded 001 _B : 4x t _{REFI} , 4x t _{REFIpb} , 4x t _{REFW} 010 _B : 2x t _{REFI} , 2x t _{REFIpb} , 2x t _{REFW} 011 _B : 1x t _{REFI} , 1x t _{REFIpb} , 1x t _{REFW} (<=85'C) 100 _B : Reserved 101 _B : 0.25x t _{REFI} , 0.25x t _{REFIpb} , 0.25x t _{REFW} , do not de-rate SDRAM AC timing 110 _B : 0.25x t _{REFI} , 0.25x t _{REFIpb} , 0.25x t _{REFW} , de-rate SDRAM AC timing 111 _B : SDRAM High temperature operating limit exceeded
Temperature Update Flag (TUF)	Read-only	OP<7>	 0_B: OP<2:0> value has not changed since last read of MR4. 1_B: OP<2:0> value has changed since last read of MR4.

NOTE:

- 1) A Mode Register Read from MR4 will reset OP7 to '0'.
- 2) OP7 is reset to '0' at power-up. OP[2:0] bits are undefined after power-up.
- 3) If OP2 equals '1', the device temperature is greater than 85°C.
 4) OP7 is set to '1' if OP2:OP0 has changed at any time since the last read of MR4.
- 5) LPDDR2 might not operate properly when $OP[2:0] = 000_B$ or 111_B
- 6) For specified operating temperature range and maximum operating temperature refer to Input Leakage Current Table.
- 7) LPDDR2 devices shall be de-rated by adding 1.875 ns to the following core timing parameters: tRCD, tRCD, tRCD, tRCP, and tRRD. tDQSCK shall be de-rated according to the tDQSCK de-rating in Table 47 LPDDR2 AC Timing Table. Prevailing clock frequency spec and related setup and hold timings shall remain unchanged.
- 8) See "Temperature Sensor" on [Command Definition & Timing Diagram] for information on the recommended frequency of reading MR4.

MR5_Basic Configuration 1 (MA<7:0> = 05_H):

	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
Г	LPDDR2 Manufacturer ID								

LPDDR2 Manufacturer ID Read-only OP<7:0>	0000 0000 _B : Reserved 0000 0001 _B : Samsung 0000 0010 _B : Do Not Use 0000 0010 _B : Do Not Use 0000 0100 _B : Do Not Use 0000 0101 _B : Do Not Use 0000 0111 _B : Do Not Use 0000 0111 _B : Do Not Use 0000 1011 _B : Do Not Use 0000 1001 _B : Do Not Use 0000 1001 _B : Do Not Use 0000 1001 _B : Do Not Use 0000 1010 _B : Do Not Use 0000 1110 _B : Do Not Use 0000 1110 _B : Do Not Use 0000 1110 _B : Do Not Use 1111 1111 _B : Do Not Use 1111 1111 _B : Do Not Use
--	--



MR6_Basic Configuration 2 (MA<7:0> = 06_H):

	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
I	Revision ID1								

Revision ID1	Read-only	OP<7:0>	00010001 _B : Q-version

MR7_Basic Configuration 3 (MA<7:0> = 07_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
Revision ID2								

Revision ID2	Read-only	OP<7:0>	00000000 _B : A-version
--------------	-----------	---------	--

MR8_Basic Configuration 4 (MA<7:0> = 08_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
I/O width		Der	nsity		Ту	ре	

Туре	Read-only	OP<1:0>	00 _B : SDRAM 01 _B : Reserved 10 _B : Do Not Use 11 _B : Reserved
Density	Read-only	OP<5:2>	0000 _B : 64Mb 0001 _B : 128Mb 0010 _B : 256Mb 0011 _B : 512Mb 0100 _B : 1Gb 0101 _B : 2Gb 0110 _B : 4Gb 0111 _B : 8Gb 1000 _B : 16Gb 1001 _B : 32Gb all others: reserved
I/O width	Read-only	OP<7:6>	00 _B : x32 01 _B : x16 10 _B : x8 11 _B : Do Not Use

MR9_Test Mode (MA<7:0> = 09_H):

	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
I			Ve	ndor-speci	fic Test Mo	de		



¹⁾ MR6 is vendor specific.

NOTE:
1) MR7 is vendor specific.

MR10_Calibration (MA<7:0> = $0A_H$):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0			
	Calibration Code									

Calibration Code	Write-only	OP<7:0>	0xFF: Calibration command after initialization 0xAB: Long calibration 0x56: Short calibration 0xC3: ZQ Reset others: Reserved
------------------	------------	---------	---

NOTE:

- Host processor shall not write MR10 with "Reserved" values.
 LPDDR2 devices shall ignore calibration command when a "Reserved" value is written into MR10.
- 3) See AC timing table for the calibration latency.
 4) If ZQ is connected to V_{SSCA} through R_{ZQ}, either the ZQ calibration function (see "Mode Register Write ZQ Calibration Command" on [Command Definition & Timing Diagram]) or default calibration (through the ZQreset command) is supported. If ZQ is connected to V_{DDCA}, the device operates with default calibration, and ZQ calibration commands are ignored. In both cases, the ZQ connection shall not change after power is applied to the device.
- 5) LPDDR2 devices that do not support calibration shall ignore the ZQ Calibration command.
- 6) Optionally, the MRW ZQ Initialization Calibration command will update MR0 to indicate RZQ pin connection.

$MR_{11:15}(Reserved) (MA<7:0> = 0B_{H}-0F_{H}):$

$MR_16_PASR_Bank Mask (MA<7:0> = 010_H):$

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0			
	Bank Mask (4-Bank or 8-Bank)									

SDRAM:

Bank <7:0> Mask ¹⁾	Write-only	OP<7:0>	0 _B : refresh enable to the bank (=unmasked, default) 1 _B : refresh blocked (=masked)
-------------------------------	------------	---------	---

NOTE:

1) For 4 bank SDRAM, only OP<3:0> are used.

OP	Bank Mask	4 Bank	8 Bank
0	XXXXXXX1	Bank 0	Bank 0
1	XXXXXX1X	Bank 1	Bank 1
2	XXXXX1XX	Bank 2	Bank 2
3	XXXX1XXX	Bank 3	Bank 3
4	XXX1XXXX	-	Bank 4
5	XX1XXXXX	-	Bank 5
6	X1XXXXXX	-	Bank 6
7	1XXXXXXX	-	Bank 7



MR17_PASR_Segment Mask (MA<7:0> = 011_H): 1Gb ~ 8Gb S4 SDRAM only

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0			
	Segment Mask									

Segment <7:0> Mask	Write-only	OP<7:0>	0 _B : refresh enable to the segment (=unmasked, default) 1 _B : refresh blocked (=masked)
--------------------	------------	---------	--

			1Gb	2Gb/4Gb	8Gb		
Segment	OP	Segment Mask	R12:10	R13:11	R14:12		
0	0	XXXXXXX1		000 _B			
1	1	XXXXXX1X		001 _B			
2	2	XXXXX1XX	010 _B				
3	3	XXXX1XXX		011 _B			
4	4	XXX1XXXX		100 _B			
5	5	XX1XXXXX	101 _B				
6	6	X1XXXXXX	110 _B				
7	7	1XXXXXXX	111 _B				

NOTE:

MR18-19_(Reserved) (MA<7:0> = $012_{H} - 013_{H}$):

MR20-31_(Do Not Use) (MA<7:0> = 14_{H} - $1F_{H}$):

MR32_DQ Calibration Pattern A (MA<7:0>=20_H):

Reads to MR32 return DQ Calibration Pattern "A". See "DQ Calibration" on Operations & Timing Diagram.

MR33:39_(Do Not Use) (MA<7:0> = 21_{H} - 27_{H}):

MR40_DQ Calibration Pattern B (MA<7:0>=28_H):

Reads to MR40 return DQ Calibration Pattern "B". See "DQ Calibration" on Operations & Timing Diagram.

MR41:47_(Do Not Use) (MA<7:0> = 29_{H} - $2F_{H}$):

MR48:62_(Reserved) (MA<7:0> = 30_{H} -3E_H):

MR63_Reset (MA<7:0> = $3F_H$): MRW only

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
X								

NOTE:

1) For additional information on MRW RESET see "Mode Register Write Command" on [Command Definition & Timing Diagram]

MR64:126_(Reserved) (MA<7:0> = 40_H -7E_H):

MR127_(Do Not Use) (MA<7:0> = $7F_H$):

MR128:190_(Reserved for Vendor Use) (MA<7:0> = 80_H -BE_H):

MR191_(Do Not Use) (MA<7:0> = BF_H):

MR192:254_(Reserved for Vendor Use) (MA<7:0> = $C0_H$ -FE_H):

MR255:(Do Not Use) (MA<7:0> = FF_H):



¹⁾ This table indicates the range of row addresses in each masked segment. X is do not care for a particular segment.

6.0 TRUTH TABLES 6.1 Truth Tables

Operation or timing that is not specified is illegal, and after such an event, in order to guarantee proper operation, the LPDDR2 device must be powered down and then restarted through the specified initialization sequence before normal operation can continue.

[Table 9] Command truth table

	SDR (Command F	Pins					DDR C	A pins (10)					
SDRAM	СК	E	_											СК	
Command	CK(n-1)	CK(n)	<u>cs</u>	CA0	CA1	CA2	CA3	CA4	CA5	CA6	CA7	CA8	CA9	EDGE	
			L	L	L	L	L	MA0	MA1	MA2	МАЗ	MA4	MA5		
MRW	н	Н	Х	MA6	MA7	OP0	OP1	OP2	OP3	OP4	OP5	OP6	OP7	7_	
MRR		н	L	L	L	L	н	MA0	MA1	MA2	МАЗ	MA4	MA5		
WIKK	Н	П	х	MA6	MA7					x				7_	
Refresh	н	н	L	L	L	н	L			>	(
(per bank) ¹¹⁾		.,	х						Х					₹	
Refresh	н	н	L	L	L	Н	Н			>	(
(all bank)			Х						Х					₹	
Enter	н	L	L	L	L	Н				Х					
Self Refresh	Х		Х				ı	ı	Х					<u></u>	
Activate	н	н	L	L	Н	R8/a15	R9/a16	R10/a17	R11/a18	R12/a19	BA0	BA1	BA2		
(bank)			Х	R0/a5	R1/a6	R2/a7	R3/a8	R4/a9	R5/a10	R6/a11	R7/a12	R13/a13	R14/a14	₹	
Write	Н	Н	н	L	Н	L	L	RFU	RFU	C1	C2	BA0	BA1	BA2	
(bank)			Х	AP ^{3),4)}	C3	C4	C5	C6	C7	C8	C9	C10	C11		
Read	н	н	L	Н	L	Н	RFU	RFU	C1	C2	BA0	BA1	BA2		
(bank)			х	AP ^{3),4)}	C3	C4	C5	C6	C7	C8	C9	C10	C11	<u></u> -	
Precharge	н	н	L	Н	Н	L	Н	AB/a30	X/a31	/a32	BA0	BA1	BA2		
(pre bank, all bank)			х	X/a20	X/a21	X/a22	X/a23	X/a24	X/a25	X/a26	X/a27	X/a28	X/a29	→	
BST	н	н	L	Н	H H L L X										
			Х						Х					<u>+</u>	
Enter Deep Power Down	н	L	L	Н	Н	L				Х					
Deep Power Down	Х		Х						Х					<u>+</u>	
NOP	н	н	L	Н	Н	н				Х					
			Х						Х					<u>+</u>	
Maintain PD, SREF, DPD	L	L	L	Н	Н	н				Х					
(NOP)			Х						Х					<u>+</u> _	
NOP	н	н	Н						X					=	
			Х						X					<u>+</u>	
Maintain PD, SREF, DPD	L	L	Н						X					<u> </u>	
(NOP)			X						×					<u></u>	
Enter Power Down	Н	L	Н						X						
	X		X						×					<u>+</u>	
Exit PD, SREF, DPD	L	Н	Н						×					<u> </u>	
	Х		Х						Х						



K3PE7E00QM-BGC2

LPDDR2 SDRAM

- 1) All LPDDR2 commands are defined by states of CS, CA0, CA1, CA2, CA3, and CKE at the rising edge of the clock.

- 1) All EPDDR2 SDRAM, Bank addresses BA0, BA1, BA2 (BA) determine which bank is to be operated upon.

 3) AP is significant only to SDRAM.

 4) AP "high" during a READ or WRITE command indicates that an auto-precharge will occur to the bank associated with the READ or WRITE command.

 5) "X" means "H or L (but a defined logic level)"

 6) Self refresh exit and Deep Power Down exit are asynchronous.

- 7) V_{Ref} must be between 0 and VDDQ during Self Refresh and Deep Power Down operation.
- 8) CAxr refers to command/address bit "x" on the rising edge of clock.
 9) CAxf refers to command/address bit "x" on the falling edge of clock.
- 10) CS and CKE are sampled at the rising edge of clock.
- 11) Per Bank Refresh is only allowed in devices with 8 banks.
- 12) The least-significant column address C0 is not transmitted on the CA bus, and is implied to be zero.

 13) AB "high" during Precharge command indicates that all bank Precharge will occur. In this case, Bank Address is do-not-care.



6.2 LPDDR2-SDRAM Truth Tables

The truth tables provide complementary information to the state diagram, they clarify the device behavior and the applied restrictions when considering the actual state of all the Banks.

[Table 10] LPDDR2 : CKE Table

Device Current State ³⁾	CKE _{n-1} 1)	CKE _n 1)	CS ²⁾	Command n ⁴⁾	Operation n ⁴⁾	Device Next State	Notes
Active	L	L	Х	Х	Maintain Active Power Down	Active Power Down	
Power Down	L	Н	Н	NOP	Exit Active Power Down	Active	6, 9
Idla Davier Davie	L	L	Х	Х	Maintain Idle Power Down	Idle Power Down	
Idle Power Down	L	Н	Н	NOP	Exit Idle Power Down	Idle	6, 9
Resetting	L	L	х	Х	Maintain Resetting Power Down	Resetting Power Down	
Power Down	L	Н	Н	NOP	Exit Resetting Power Down	Idle or Resetting	6, 9, 12
Deep Power Down	L	L	х	Х	Maintain Deep Power Down	Deep Power Down	
	L	Н	Н	NOP	Exit Deep Power Down	Power On	8
Self Refresh	L	L	Х	Х	Maintain Self Refresh	Self Refresh	
Jeli Kellesii	L	Н	Н	NOP	Exit Self Refresh	Idle	7, 10
Bank(s) Active	Н	L	Н	NOP	Enter Active Power Down	Active Power Down	
	Н	L	Н	NOP	Enter Idle Power Down	Idle Power Down	
All Banks Idle	Н	L	L	Enter Self-Refresh	Enter Self Refresh	Self Refresh	
	Н	L	L	Deep Power Down	Enter Deep Power Down	Deep Power Down	
Resetting	Н	L	Н	NOP	Enter Resetting Power Down	Resetting Power Down	
	Н	Н		Refer to the Co	mmand Truth Table		

- 1) " $\underline{\mathsf{CKE}}_n$ " is the logic state $\underline{\mathsf{of}}$ CKE at clock rising edge n; " CKE_{n-1} " was the state of CKE at the previous clock edge.
- 2) " $\overline{\text{CS}}$ " is the logic state of $\overline{\text{CS}}$ at the clock rising edge n;
- 3) "Current state" is the state of the LPDDR2 device immediately prior to clock edge n.
- 4) "Command n" is the command registered at clock edge N, and "Operation n" is a result of "Command n".
- 5) All states and sequences not shown are illegal or reserved unless explicitly described elsewhere in this document.
- 6) Power Down exit time (t_{XP}) should elapse before a command other than NOP is issued.
- 7) Self-Refresh exit time (t_{XSR}) should elapse before a command other than NOP is issued.
- 8) The Deep Power-Down exit procedure must be followed as discussed in the Deep Power-Down section of the Functional Description. 9) The clock must toggle at least twice during the t_{XP} period.
- 10) The clock must toggle at least twice during the t_{XSR} time.
- 11) 'X' means 'Don't care'.
- 12) Upon exiting Resetting Power Down, the device will return to the Idle state if tINIT5 has expired.



[Table 11] Current State Bank n - Command to Bank n

Current State	Command	Operation	Next State	NOTES
Any	NOP	Continue previous operation	Current State	
	ACTIVATE	Select and activate row	Active	
	Refresh (Per Bank)	Begin to refresh	Refreshing (Per Bank)	6
	Refresh (All Bank)	Begin to refresh	Refreshing(All Bank)	7
ldle	MRW	Load value to Mode Register	MR Writing	7
idic	MRR	Read value from Mode Register	Idle MR Reading	
	Reset	Begin Device Auto-Initialization	Resetting	7, 8
Precharge Read		Deactivate row in bank or banks	Precharging	9, 15
	Read	Select column, and start read burst	Reading	
Row	Write	Select column, and start write burst	Writing	
Active	MRR	Read value from Mode Register	Active MR Reading	
	Precharge	Deactivate row in bank or banks	Precharging	9
	Read	Select column, and start new read burst	Reading	10, 11
Reading	Write	Select column, and start write burst	Writing	10, 11, 12
	BST	Read burst terminate	Active	13
	Write	Select column, and start new write burst	Writing	10, 11
Writing	Read	Select column, and start read burst	Reading	10, 11, 14
	BST	Write burst terminate	Active	13
Power On	Reset	Begin Device Auto-Initialization	Resetting	7, 9
Resetting	MRR	Read value from Mode Register	Resetting MR Reading	

- 1) The table applies when both CKEn-1 and CKEn are HIGH, and after t_{XSR} or t_{XP} has been met if the previous state was Power Down.
- 2) All states and sequences not shown are illegal or reserved.
- 3) Current State Definitions
- Idle: The bank or banks have been precharged, and tRP has been met.
- Active: A row in the bank has been activated, and tRCD has been met. No data bursts / accesses and no register accesses are in progress.
 Reading: A Read burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.
- Writing: A Write burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.
- 4) The following states must not be interrupted by a command issued to the same bank. NOP commands or allowable commands to the other bank should be issued on any clock edge occurring during these states. Allowable commands to the other banks are determined by its current state and | | Table 2|PinPad Definition and Description, and according to [Table 1]LPDDR2 SDRAM Addressing.
- Precharging: starts with the registration of a Precharge command and ends when tRP is met. Once tRP is met, the bank will be in the idle state.
- Row Activating: starts with registration of an Activate command and ends when tRCD is met. Once tRCD is met, the bank will be in the 'Active' state.
- Read with AP Enabled: starts with the registration of the Read command with Auto Precharge enabled and ends when tRP has been met. Once tRP has been met, the bank will be in the idle state.
- Write with AP Enabled: starts with registration of a Write command with Auto Precharge enabled and ends when tRP has been met. Once tRP is met, the bank will be in the idle state
- 5) The following states must not be interrupted by any executable command; NOP commands must be applied to each positive clock edge during these states.
- Refreshing (Per Bank): starts with registration of an Refresh (Per Bank) command and ends when tRFCpb is met. Once tRFCpb is met, the bank will be in an 'idle' state.
- Refreshing (All Bank): starts with registration of an Refresh (All Bank) command and ends when tRFCab is met. Once tRFCab is met, the device will be in an 'all banks idle' state.
- Idle MR Reading: starts with the registration of a MRR command and ends when tMRR has been met. Once tMRR has been met, the bank will be in the Idle state.
- Resetting MR Reading: starts with the registration of a MRR command and ends when tMRR has been met. Once tMRR has been met, the bank will be in the Resetting state.
- Active MR Reading: starts with the registration of a MRR command and ends when tMRR has been met. Once tMRR has been met, the bank will be in the Active state.
- MR Writing: starts with the registration of a MRW command and ends when tMRW has been met. Once tMRW has been met, the bank will be in the Idle state.
- Precharging All: starts with the registration of a Precharge-All command and ends when tRP is met. Once tRP is met, the bank will be in the idle state.
- 6) Bank-specific; requires that the bank is idle and no bursts are in progress.
- 7) Not bank-specific; requires that all banks are idle and no bursts are in progress.
- 8) Not bank-specific reset command is achieved through Mode Register Write command.
 9) This command may or may not be bank specific. If all banks are being precharged, they must be in a valid state for precharging.
- 10) A command other than NOP should not be issued to the same bank while a Read or Write burst with Auto Precharge is enabled.
- 11) The new Read or Write command could be Auto Precharge enabled or Auto Precharge disabled.
- 12) A Write command may be applied after the completion of the Read burst; otherwise, a BST must be used to end the Read prior to asserting a Write command.

 13) Not bank-specific. Burst Terminate (BST) command affects the most recent read/write burst started by the most recent Read/Write command, regardless of bank.
- 14) A Read command may be applied after the completion of the Write burst; otherwise, a BST must be used to end the Write prior to asserting a Read command.
- 15) If a Precharge command is issued to a bank in the Idle state, tRP shall still apply.



[Table 12] Current State Bank n - Command to Bank m

Current State of Command for Bank n Bank m		Operation	Next State for Bank m	NOTES
Any	NOP	Continue previous operation	Current State of Bank m	
Idle	Any	Any command allowed to Bank m	-	18
	Activate	Select and activate row in Bank m	Active	7
	Read	Select column, and start read burst from Bank m	Reading	8
Davy Astivation	Write	Select column, and start write burst to Bank m	Writing	8
Row Activating, Active, or Precharging	Precharge	Deactivate row in bank or banks	Precharging	9
	MRR	Read value from Mode Register	Idle MR Reading or Active MR Reading	10, 11, 13
	BST	Read or Write burst terminate an ongoing Read/Write from/to Bank m	Active	18
	Read	Select column, and start read burst from Bank m	Reading	8
Reading Write		Select column, and start write burst to Bank m	Writing	8, 14
(Autoprecharge dis- abled)	Activate	Select and activate row in Bank m	Active	
,	Precharge	Deactivate row in bank or banks	Precharging	9
	Read	Select column, and start read burst from Bank m	Reading	8, 16
Writing	Write	Select column, and start write burst to Bank m	Writing	8
(Autoprecharge dis- abled)	Activate	Select and activate row in Bank m	Active	
,	Precharge	Deactivate row in bank or banks	Precharging	9
	Read	Select column, and start read burst from Bank m	Reading	8, 15
Reading with	Write	Select column, and start write burst to Bank m	Writing	8, 14, 15
Autoprecharge	Activate	Select and activate row in Bank m	Active	
	Precharge	Deactivate row in bank or banks	Precharging	9
	Read	Select column, and start read burst from Bank m	Reading	8, 15, 16
Writing with	Write	Select column, and start write burst to Bank m	Writing	8, 15
Autoprecharge	Activate	Select and activate row in Bank m	Active	
	Precharge	Deactivate row in bank or banks	Precharging	9
Power On	Reset	Begin Device Auto-Initialization	Resetting	12, 17
Resetting	MRR	Read value from Mode Register	Resetting MR Reading	

- 1) The table applies when both CKEn-1 and CKEn are HIGH, and after t_{XSR} or t_{XP} has been met if the previous state was Self Refresh or Power Down.
- 2) All states and sequences not shown are illegal or reserved.
- 3) Current State Definitions:
- Idle: the bank has been precharged, and tRP has been met.
- Active: a row in the bank has been activated, and tRCD has been met. No data bursts/accesses and no register accesses are in progress.
- Reading: a Read burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.
- Writing: a Write burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.
- 4) Refresh, Self-Refresh, and Mode Register Write commands may only be issued when all bank are idle.
- 5) A Burst Terminate (BST) command cannot be issued to another bank; it applies to the bank represented by the current state only.
- 6) The following states must not be interrupted by any executable command; NOP commands must be applied during each clock cycle while in these states:

 Idle MR Reading: starts with the registration of a MRR command and ends when t_{MRR} has been met. Once t_{MRR} has been met, the bank will be in the Idle state.
- Resetting MR Reading: starts with the registration of a MRR command and ends when t_{MRR} has been met. Once t_{MRR} has been met, the bank will be in the Resetting state.
- Active MR Reading: starts with the registration of a MRR command and ends when t_{MRR} has been met. Once t_{MRR} has been met, the bank will be in the Active state.
- MR Writing: starts with the registration of a MRW command and ends when t_{MRW} has been met. Once t_{MRW} has been met, the bank will be in the Idle state.
- 7) t_{RRD} must be met between Activate command to Bank n and a subsequent Activate command to Bank m.
- 8) Reads or Writes listed in the Command column include Reads and Writes with Auto Precharge enabled and Reads and Writes with Auto Precharge disabled.
- 9) This command may or may not be bank specific. If all banks are being precharged, they must be in a valid state for precharging. 10) MRR is allowed during the Row Activating state (Row Activating starts with registration of an Activate command and ends when t_{RCD} is met.)
- 11) MRR is allowed during the Precharging state. (Precharging starts with registration of a Precharge command and ends when t_{RP} is met.
- 12) Not bank-specific; requires that all banks are idle and no bursts are in progress.

 13) The next state for Bank m depends on the current state of Bank m (Idle, Row Activating, Precharging, or Active). The reader shall note that the state may be in transition
- when a MRR is issued. Therefore, if Bank m is in the Row Activating state and Precharging, the next state may be Active and Precharge dependent upon trong and transfer of the Row Activating state and Precharging, the next state may be Active and Precharge dependent upon transfer of the Row Active and Precharg tively
- 14) A Write command may be applied after the completion of the Read burst, otherwise a BST must be issued to end the Read prior to asserting a Write command.
- 15) Read with Auto Precharge enabled or a Write with Auto Precharge enabled may be followed by any valid command to other banks provided that the timing restrictions in Precharge & Auto Precharge clarification on Timing spec are followed.
- 16) A Read command may be applied after the completion of the Write burst; otherwise, a BST must be issued to end the Write prior to asserting a Read command.
- 17) Reset command is achieved through Mode Register Write command. 18) BST is allowed only if a Read or Write burst is ongoing.



6.3 Data mask truth table

Table 13 DM truth table provides the data mask truth table.

[Table 13] DM truth table

Name (Functional)	DM	DQs	Note
Write enable	L	Valid	1
Write inhibit	Н	Х	1



¹⁾ Used to mask write data, provided coincident with the corresponding data.

7.0 ABSOLUTE MAXIMUM DC RATINGS

Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

[Table 14] Absolute Maximum DC Ratings

Parameter	Symbol	Min	Max	Units	Notes
VDD1 supply voltage relative to VSS	VDD1	-0.4	2.3	V	2
VDD2 supply voltage relative to VSS	VDD2	-0.4	1.6	V	2
VDDCA supply voltage relative to VSSCA	VDDCA	-0.4	1.6	V	2,4
VDDQ supply voltage relative to VSSQ	VDDQ	-0.4	1.6	V	2,3
Voltage on any ball relative to VSS	VIN, VOUT	-0.4	1.6	V	
Storage Temperature	T _{STG}	-55	125	°C	5

- 2) See "Power-Ramp" section in "Power-up, Initialization, and Power-Off" on [Command Definition & Timing Diagram] for relationships between power supplies.
- 3) $V_{RefDQ} \le 0.6 \text{ x VDDQ}$; however, V_{RefDQ} may be $\ge VDDQ$ provided that $V_{RefDQ} \le 300 \text{mV}$.
- 4) $V_{RefCA} \le 0.6 \text{ x VDDCA}$; however, V_{RefCA} may be $\ge VDDCA$ provided that $V_{RefCA} \le 300 \text{mV}$
- 5) Storage Temperature is the case surface temperature on the center/top side of the LPDDR2 device. For the measurement conditions, please refer to JESD51-2 standard.



¹⁾ Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability

8.0 AC & DC OPERATING CONDITIONS

Operation or timing that is not specified is illegal, and after such an event, in order to guarantee proper operation, the LPDDR2 Device must be powered down and then restarted through the specialized initialization sequence before normal operation can continue.

8.1 Recommended DC Operating Conditions

[Table 15] Recommended LPDDR2 DC Operating Conditions

Symbol		LPDDR2		DRAM	Unit
Symbol	Min			DRAW	Oilit
VDD1	1.70	1.80	1.95	Core Power1	V
VDD2	1.14	1.20	1.3	Core Power2	V
VDDCA	1.14	1.20	1.3	Input Buffer Power	V
VDDQ	1.14	1.20	1.3	I/O Buffer Power	V

NOTE -

8.2 Input Leakage Current

[Table 16] Input Leakage Current

Parameter/Condition	Symbol	Min	Max	Unit	Notes
Input Leakage <u>current</u> For CA, CKE, CS , CK, CK Any input 0V ≤ VIN ≤ VDDCA (All other pins not under test = 0V)	lι	-2	2	uA	2
V _{Ref} supply leakage current V _{RefDQ} = VDDQ/2 or V _{RefCA} = VDDCA/2 (All other pins not under test = 0V)	I _{VREF}	-1	1	uA	1

NOTE:

8.3 Operating Temperature Range

[Table 17] Operating Temperature Range

Parameter/Condition	Symbol	Min	Max	Unit
Standard	T _{OPER}	-25	85	°C

NOTE:

1) Operating Temperature is the case surface temperature on the center/top side of the LPDDR2 device. For the measurement conditions, please refer to JESD51-2 standard. 2) Either the device case temperature rating or the temperature sensor (See "Temperature Sensor" on [Command Definition & Timing Diagram]) may be used to set an appropriate refresh rate(SDRAM), determine the need for AC timing de-rating(SDRAM) and/or monitor the operating temperature. When using the temperature sensor, the actual device case temperature may be higher than the TOPER rating that applies for the Standard or Extended Temperature Ranges. For example, TCASE may be above 85°C when the temperature sensor indicates a temperature of less than 85°C.



¹⁾ VDD1 uses significantly less power than VDD2

¹⁾ The minimum limit requirement is for testing purposes. The leakage current on V_{RefDQ} and V_{RefDQ} pins should be minimal.

²⁾ Although DM is for input only, the DM leakage shall match the DQ and DQS/DQS output leakage specification.

9.0 AC AND DC INPUT MEASUREMENT LEVELS

9.1 AC and DC Logic Input Levels for Single-Ended Signals

9.1.1 AC and DC Input Levels for Single-Ended CA and $\overline{\text{CS}}$ Signals

[Table 18] Single-Ended AC and DC Input Levels for CA and CS inputs

Symbol	Parameter -	LPDDR	I I mid	Neter	
		Min	Max	Unit	Notes
V _{IHCA} (AC)	AC input logic high	Vref + 0.220	Note 2	V	1, 2
V _{ILCA} (AC)	AC input logic low	Note 2	Vref - 0.220	V	1, 2
V _{IHCA} (DC)	DC input logic high	Vref + 0.130	VDDCA	V	1
V _{ILCA} (DC)	DC input logic low	VSSCA	Vref - 0.130	V	1
V _{RefCA} (DC)	Reference Voltage for CA and CS inputs	0.49 * VDDCA	0.51 * VDDCA	V	3, 4

NOTE:

- 1) For CA and $\overline{\text{CS}}$ input only pins. $V_{\text{Ref}} = V_{\text{RefCA}}(DC)$.
- 2) See Overshoot and Undershoot Specifications on page 48.
- 3) The ac peak noise on V_{RefCA} may not allow V_{RefCA} to deviate from V_{RefCA}(DC) by more than +/-1% VDDCA (for reference: approx. +/- 12 mV).

9.2 AC and DC Input Levels for CKE

[Table 19] Single-Ended AC and DC Input Levels for CKE

Symbol	Parameter	Min	Max	Unit	Notes
V _{IHCKE}	CKE Input High Level	0.8 * VDDCA	Note 1	V	1
V _{ILCKE}	CKE Input Low Level	Note 1	0.2 * VDDCA	V	1

NOTE:

9.2.1 AC and DC Input Levels for Single-Ended Data Signals

[Table 20] Single-Ended AC and DC Input Levels for DQ and DM $\,$

Symbol	Parameter -	LPDDR	Unit	Notes	
		Min	Max	Oilit	110163
V _{IHDQ} (AC)	AC input logic high	Vref + 0.220	Note 2	V	1, 2
V _{ILDQ} (AC)	AC input logic low	Note 2	Vref - 0.220	V	1, 2
V _{IHDQ} (DC)	DC input logic high	Vref + 0.130	VDDQ	V	1
V _{ILDQ} (DC)	DC input logic low	VSSQ	Vref - 0.130	V	1
V _{RefDQ} (DC)	Reference Voltage for DQ, DM inputs	0.49 * VDDQ	0.51 * VDDQ	V	3, 4

NOTE:



⁴⁾ For reference: approx. VDDCA/2 +/- 12 mV.

¹⁾ See Overshoot and Undershoot Specifications on page 48.

¹⁾For DQ input only pins. Vref = $V_{RefDQ}(DC)$.

²⁾See Overshoot and Undershoot Specifications on page 48.

³⁾The ac peak noise on V_{RefDQ} may not allow V_{RefDQ} to deviate from V_{RefDQ} (DC) by more than +/-1% VDDQ (for reference: approx. +/ - 12 mV).

⁴⁾For reference: approx. VDDQ/2 +/- 12 mV.

9.3 Vref Tolerances

The dc-tolerance limits and ac-noise limits for the reference voltages V_{RefCA} and V_{RefDQ} are illustrated in Figure 2 Illustration of VRef(DC) tolerance and VRef ac-noise limits. It shows a valid reference voltage $V_{Ref}(t)$ as a function of time. (V_{Ref} stands for V_{RefCA} and V_{RefDQ} likewise). VDD stands for VDDCA for V_{RefCA} and VDDQ for V_{RefDQ} . $V_{Ref}(DC)$ is the linear average of $V_{Ref}(t)$ over a very long period of time (e.g. 1 sec) and is specified as a fraction of the linear average of VDDQ or VDDCA also over a very long period of time (e.g. 1 sec). This average has to meet the min/max requirements in Table 18, Single-Ended AC and DC Input Levels for CA and CS inputs. Furthermore $V_{Ref}(t)$ may temporarily deviate from $V_{Ref}(DC)$ by no more than +/- 1% VDD. Vref(t) cannot track noise on VDDQ or VDDCA if this would send Vref outside these specifications.




Figure 2. Illustration of V_{Ref}(DC) tolerance and V_{Ref} ac-noise limits

The voltage levels for setup and hold time measurements $V_{IH}(AC)$, $V_{IH}(DC)$, $V_{IL}(AC)$ and $V_{IL}(DC)$ are dependent on V_{Ref} . " V_{Ref} " shall be understood as $V_{Ref}(DC)$, as defined in Figure 2 Illustration of $V_{Ref}(DC)$ tolerance and $V_{Ref}(DC)$

This clarifies that dc-variations of V_{Ref} affect the absolute voltage a signal has to reach to achieve a valid high or low level and therefore the time to which setup and hold is measured. Devices will function correctly with appropriate timing deratings with V_{Ref} outside these specified levels so long as V_{Ref} is maintained between 0.44 x V_{DDQ} (or V_{DDCA}) and 0.56 x V_{DDQ} (or V_{DDCA}) and so long as the controller achieves the required single-ended AC and DC input levels from instantaneous V_{Ref} (see Table 18, Single-Ended AC and DC Input Levels for CA and CS inputs Table 20, Single-Ended AC and DC Input Levels for DQ and DM) Therefore, System timing and voltage budgets need to account for V_{Ref} deviations outside if this range.

This also clarifies that the LPDDR2 setup/hold specification and derating values need to include time and voltage associated with V_{Ref} ac-noise. Timing and voltage effects due to ac-noise on V_{Ref} up to the specified limit (+/-1% of VDD) are included in LPDDR2 timings and their associated deratings.



9.4 Input Signal




Figure 3. LPDDR2-1066 Input Signal

NOTE:

- Numbers reflect nominal values
- 2) For CA0-9, CK, $\overline{\text{CK}}$, and $\overline{\text{CS}}$, VDD stands for VDDCA. For DQ, DM, DQS, and $\overline{\text{DQS}}$, VDD stands for VDDQ.
- 3) For CA0-9, CK, $\overline{\text{CK}}$, and $\overline{\text{CS}}$, VSS stands for VSSCA. For DQ, DM, DQS, and $\overline{\text{DQS}}$, VSS stands for VSSQ



9.5 AC and DC Logic Input Levels for Differential Signals

9.5.1 Differential signal definition




Figure 4. Definition of differential ac-swing and "time above ac-level" $t_{\mbox{\scriptsize DVAC}}$

9.5.2 Differential swing requirements for clock (CK - $\overline{\text{CK}}$) and strobe (DQS - $\overline{\text{DQS}}$)

[Table 21] Differential AC and DC Input Levels

Symbol	Parameter	LPDDR	Unit	Notes	
	1 diameter	Min Max			Oilit
V _{IHdiff} (DC)	Differential input high	2 x (V _{IH} (dc) - Vref)	Note 3	V	1
V _{ILdiff} (DC)	Differential input low	Note 3	2 x (V _{IL} (dc) - Vref)	V	1
V _{IHdiff} (AC)	Differential input high ac	2 x (V _{IH} (ac) - Vref)	Note 3	V	2
V _{ILdiff} (AC)	Differential input low ac	Note 3	2 x (V _{IL} (ac) - Vref)	V	2

NOTE



¹⁾Used to define a differential signal slew-rate. For CK- $\overline{\text{CK}}$ use $V_{\text{IH}}/V_{\text{IL}}(\text{DC})$ of CA and VRefCA; for DQS- $\overline{\text{DQS}}$, use VIH/VIL(DC) of DQs and VRefDQ; if a reduced dc-high or dc-low level is used for a signal group, then the reduced level applies also here.

²⁾For CK - \overline{CK} use $V_{IH}/V_{IL}(AC)$ of CA and V_{RefCA} ; for DQS - \overline{DQS} , use $V_{IH}/V_{IL}(AC)$ of DQs and V_{RefDQ} ; if a reduced ac-high or ac-low level is used for a signal group, then the reduced level applies also here.

³⁾ These values are not defined, however the single-ended signals CK, \overline{CK} , DQS, and \overline{DQS} need to be within the respective limits (V_{IH}(DC) max, V_{IL}(DC)min) for single-ended signals as well <u>as</u> the limitations for overshoot and undershoot. Refer to Figure 10.0vershoot and Undershoot Definition.
4) For CK and \overline{CK} , Vref = V_{RefCA}(DC). For DQS and \overline{DQS} , Vref = V_{RefDQ}(DC).

[Table 22] Allowed time before ringback (tDVAC) for CK - $\overline{\text{CK}}$ and DQS - $\overline{\text{DQS}}$

Slew Rate [V/ns]	tDVAC [ps] @ V _{IH} /Ldiff(AC) = 440mV	tDVAC [ps] @ V _{IH} /Ldiff(AC) = 600mV
	min	min
> 4.0	175	75
4.0	170	57
3.0	167	50
2.0	163	38
1.8	162	34
1.6	161	29
1.4	159	22
1.2	155	13
1.0	150	0
< 1.0	150	0



9.5.3 Single-ended requirements for differential signals

Each individual component of a differential signal (CK, DQS, \overline{CK} , or \overline{DQS}) has also to comply with certain requirements for single-ended signals. CK and \overline{CK} shall meet $V_{SEH}(AC)$ min / $V_{SEL}(AC)$ max in every half-cycle.

DQS, \overline{DQS} shall meet $V_{SEH}(AC)$ min / $V_{SEL}(AC)$ max in every half-cycle preceding and following a valid transition.

Note that the applicable ac-levels for CA and DQ's are different per speed-bin.




Figure 5. Single-ended requirement for differential signals.

Note that while CA and DQ signal requirements are with respect to Vref, the single-ended components of differential signals have a requirement with respect to VDDQ/2 for DQS, \overline{DQS} and VDDCA/2 for CK, \overline{CK} ; this is nominally the same. The transition of single-ended signals through the ac-levels is used to measure setup time. For single-ended components of differential signals the requirement to reach $V_{SEL}(AC)$ max, $V_{SEH}(AC)$ min has no bearing on timing, but adds a restriction on the common mode characteristics of these signals.

The single ended requirements for CK, $\overline{\text{CK}}$, DQS and $\overline{\text{DQS}}$ are found in Table 18, Single-Ended AC and DC Input Levels for CA and CS inputs and Table 20, Single-Ended AC and DC Input Levels for DQ and DM, respectively.

[Table 23] Single-ended levels for CK, DQS, $\overline{\text{CK}}$, $\overline{\text{DQS}}$

Surehal Bassactor		LPDDR			
Symbol	Parameter	Min	Max	Unit	Notes
V _{SEH}	Single-ended high-level for strobes	(VDDQ/2)+0.220	Note 3	V	1, 2
(AC)	Single-ended high-level for CK, $\overline{\text{CK}}$	(VDDCA/2)+0.220	Note 3	V	1, 2
V _{SEL}	Single-ended low-level for strobes	Note 3	(VDDQ/2)-0.220	V	1, 2
(AC)	Single-ended low-level for CK, CK	Note 3	(VDDCA/2)-0.220	V	1, 2

NOTE :

- 1) For CK, $\overline{\text{CK}}$ use $V_{\text{SEH}}/V_{\text{SEL}}(\text{AC})$ of CA; for strobes (DQS0, $\overline{\text{DQS0}}$, DQS1, $\overline{\text{DQS1}}$, DQS2, $\overline{\text{DQS2}}$, DQS3, $\overline{\text{DQS3}}$) use $V_{\text{IH}}/V_{\text{IL}}(\text{AC})$ of DQs.
- 2) $V_{IH}(AC)/V_{IL}(AC)$ for DQs is based on V_{RefDQ} ; $V_{SEH}(AC)/V_{SEL}(AC)$ for CA is based on V_{RefCA} ; if a reduced ac-high or ac-low level is used for a signal group, then the reduced level applies also here
- 3) These values are not defined, however the single-ended signals CK, \overline{CK} , DQS0, $\overline{DQS0}$, DQS1, $\overline{DQS1}$, DQS2, $\overline{DQS2}$, DQS3, $\overline{DQS3}$ need to be within the respective limits (V_{IH}(DC) max, V_{IL}(DC)min) for single-ended signals as well as the limitations for overshoot and undershoot. Refer to "Overshoot and Undershoot Specifications"



9.6 Differential Input Cross Point Voltage

To guarantee tight setup and hold times as well as output skew parameters with respect to clock and strobe, each cross point voltage of differential input signals (CK, $\overline{\text{CK}}$ and DQS, $\overline{\text{DQS}}$) must meet the requirements in Table 23 Single-ended levels for CK, DQS, CK, DQS. The differential input cross point voltage V_{IX} is measured from the actual cross point of true and complement signals to the mid-level between of VDD and VSS.




Figure 6. Vix Definition

[Table 24] Cross point voltage for differential input signals (CK, DQS)

Symbol	Parameter	LPDDR	Unit	Notes	
Symbol	Farameter	Min	Max	Oiiit	Notes
V _{IXCA}	Differential Input Cross Point Voltage relative to VDDCA/2 for CK, CK	- 120	120	mV	1,2
V _{IXDQ}	Differential Input Cross Point Voltage relative to VDDQ/2 for DQS, DQS	- 120	120	mV	1,2

1)The typical value of VIX(AC) is expected to be about 0.5 × VDD of the transmitting device, and VIX(AC) is expected to track variations in VDD. VIX(AC) indicates the voltage at which differential input signals must cross.
2) For CK and \overline{CK} , Vref = V_{RefCA}(DC). For DQS and \overline{DQS} , Vref = V_{RefDQ}(DC).



9.7 Slew Rate Definitions for Single-Ended Input Signals

See CA and CS Setup, Hold and Derating on page 72. for single-ended slew rate definitions for address and command signals. See Data Setup, Hold and Slew Rate Derating on page 78.for single-ended slew rate definitions for data signals.

9.8 Slew Rate Definitions for Differential Input Signals

Input slew rate for differential signals (CK, $\overline{\text{CK}}$ and DQS, $\overline{\text{DQS}}$) are defined and measured as shown in Table 25 and Figure 7 Differential Input Slew Rate Definition for DQS, DQS and CK, CK.

[Table 25] Differential Input Slew Rate Definition

Description	Measured		Defined by
Description	from	to	Defined by
Differential input slew rate for rising edge (CK - $\overline{\text{CK}}$ and DQS - $\overline{\text{DQS}}$).	V _{ILdiffmax}	V _{IHdiffmin}	[V _{IHdiffmin -} V _{ILdiffmax}] / DeltaTRdiff
Differential input slew rate for falling edge (CK - $\overline{\text{CK}}$ and DQS - $\overline{\text{DQS}}$).	V _{IHdiffmin}	V _{ILdiffmax}	[V _{IHdiffmin} - V _{ILdiffmax}] / DeltaTFdiff

NOTE .

1) The differential signal (i.e. CK - $\overline{\text{CK}}$ and DQS - $\overline{\text{DQS}}$) must be linear between these thresholds.




Figure 7. Differential Input Slew Rate Definition for DQS, DQS and CK, CK



10.0 AC AND DC OUTPUT MEASUREMENT LEVELS 10.1 Single Ended AC and DC Output Levels

Table 26 shows the output levels used for measurements of single ended signals.

[Table 26] Single-ended AC and DC Output Levels

Symbol	Parameter		LPDDR2-1066	Unit	Notes
V _{OH} (DC)	DC output high measurement level (for IV curve linearity)		0.9 x V _{DDQ}	V	1
V _{OL} (DC)	DC output low measurement level (for IV curve linearity)		0.1 x V _{DDQ}	V	2
V _{OH} (AC)	AC output high measurement level (for output slew rate)		V _{Ref} DQ+ 0.12	V	
V _{OL} (AC)	AC output low measurement level (for output slew rate)		V _{Ref} DQ- 0.12	V	
I _{OZ}	Output Leakage current (DQ, DM, DQS, DQS)	Min	-5	uA	
.02	(DQ, DQS, \overline{DQS} are disabled; $0V \le VOUT \le VDDQ$	Max	5	uA	
MM _{PUPD}	MM _{PUPD} Delta RON between pull-up and pull-down for DQ/DM		-15	%	
	Delta Norv between pair-up and pair-down for beginning	Max	15	%	

NOTE:

1) IOH = -0.1mA. 2) IOL = 0.1mA.

10.2 Differential AC and DC Output Levels

Table 27 shows the output levels used for measurements of differential signals (DQS, \overline{DQS}).

[Table 27] Differential AC and DC Output Levels

Symbol	Parameter	LPDDR2-1066	Unit	Notes
V _{OHdiff} (AC)	AC differential output high measurement level (for output SR)	+ 0.20 x V _{DDQ}	V	
V _{OLdiff} (AC)	AC differential output low measurement level (for output SR)	- 0.20 x V _{DDQ}	V	

NOTE

1) IOH = -0.1mA.

2) IOL = 0.1mA.



10.3 Single Ended Output Slew Rate

With the reference load for timing measurements, output slew rate for falling and rising edges is defined and measured between V_{OL}(AC) and V_{OH}(AC) for single ended signals as shown in Table 28 and Figure 8.

[Table 28] Single-ended Output Slew Rate Definition

Description	Meas	sured	Defined by
Description	from	to	Defined by
Single-ended output slew rate for rising edge	V _{OL} (AC)	V _{OH} (AC)	[V _{OH} (AC) ₋ V _{OL} (AC)] / DeltaTRse
Single-ended output slew rate for falling edge	V _{OH} (AC)	V _{OL} (AC)	[V _{OH} (AC) ₋ V _{OL} (AC)] / DeltaTFse

¹⁾ Output slew rate is verified by design and characterization, and may not be subject to production test.




Figure 8. Single Ended Output Slew Rate Definition

[Table 29] Output Slew Rate (single-ended)

Parameter	Symbol	LPDD	Units	
		Min	Max	Oills
Single-ended Output Slew Rate (RON = 40Ω +/- 30%)	SRQse	1.5	3.5	V/ns
Single-ended Output Slew Rate (RON = 60Ω +/- 30%)	SRQse	1.0	2.5	V/ns
Output slew-rate matching Ratio (Pull-up to Pull-down)		0.7	1.4	

Description:

SR: Slew Rate

Q: Query Output (like in DQ, which stands for Data-in, Query-Output)

se: Single-ended Signals

1) Measured with output reference load.

2) The ratio of pull-up to pull-down slew rate is specified for the same temperature and voltage, over the entire temperature and voltage range. For a given output, it represents the maximum difference between pull-up and pull-down drivers due to process variation.

3) The output slew rate for falling and rising edges is defined and measured between VOL(AC) and VOH(AC)

4) Slew rates are measured under normal SSO conditions, with 1/2 of DQ signals per data byte driving logic-high and 1/2 of DQ signals per data byte driving logic-low.



10.4 Differential Output Slew Rate

With the reference load for timing measurements, output slew rate for falling and rising edges is defined and measured between VOLdiff(AC) and VOHdiff(AC) for differential signals as shown in Table 30 and Figure 9 Differential Output Slew Rate Definition.

[Table 30] Differential Output Slew Rate Definition

Description	Meas	sured	Defined by
Bescription	from	to	Definited by
Differential output slew rate for rising edge	V _{OLdiff} (AC)	V _{OHdiff} (AC)	[V _{OHdiff} (AC) ₋ V _{OLdiff} (AC)] / DeltaTRdiff
Differential output slew rate for falling edge	V _{OHdiff} (AC)	V _{OLdiff} (AC)	[V _{OHdiff} (AC) ₋ V _{OLdiff} (AC)] / DeltaTFdiff

NOTE:

¹⁾ Output slew rate is verified by design and characterization, and may not be subject to production test.




Figure 9. Differential Output Slew Rate Definition

[Table 31] Differential Output Slew Rate

Parameter	Symbol	LPDD	R2-1066	Units
i arameter	Cymbol	Min	Max	Cinto
Differential Output Slew Rate (RON = 40Ω +/- 30%)	SRQdiff	3.0	7.0	V/ns
Differential Output Slew Rate (RON = 60Ω +/- 30%)	SRQdiff	2.0	5.0	V/ns

Description:

SR: Slew Rate

Q: Query Output (like in DQ, which stands for Data-in, Query-Output)

diff: Differential Signals

NOTE:

- 2) The output slew rate for falling and rising edges is defined and measured between VOL(AC) and VOH(AC).
 3) Slew rates are measured under normal SSO conditions, with 1/2 of DQ signals per data byte driving logic-high and 1/2 of DQ signals per data byte driving logic-low.



10.5 Overshoot and Undershoot Specifications

[Table 32] AC Overshoot/Undershoot Specification

Parameter		1066	Units
Maximum peak amplitude allowed for overshoot area. (See Figure 10 Overshoot and Undershoot Definition)	Max	0.35	V
Maximum peak amplitude allowed for undershoot area. (See Figure 10 Overshoot and Undershoot Definition)	Max	0.35	V
Maximum area above VDD. (See Figure 10 Overshoot and Undershoot Definition)	Max	0.15	V-ns
Maximum area below VSS. (See Figure 10 Overshoot and Undershoot Definition)	Max	0.15	V-ns

 $(CA0-9, \overline{CS}, CKE, CK, \overline{CK}, DQ, DQS, \overline{DQS}, DM)$

- NOTE:

 1) For CA0-9, CK, $\overline{\text{CK}}$, $\overline{\text{CS}}$, and CKE, VDD stands for VDDCA. For DQ, DM, DQS, and $\overline{\text{DQS}}$, VDD stands for VDDQ.

 2) For CA0-9, CK, $\overline{\text{CK}}$, $\overline{\text{CS}}$, and CKE, VSS stands for VSSCA. For DQ, DM, DQS, and $\overline{\text{DQS}}$, VSS stands for VSSQ.

 3) Maximum peak amplitude values are referenced from actual VDD and VSS values.

- 4) Maximum area values are referenced from maximum operating VDD and VSS values.




Figure 10. Overshoot and Undershoot Definition

- 1) For CA0-9, CK, $\overline{\text{CK}}$, $\overline{\text{CS}}$, and CKE, VDD stands for VDDCA. For DQ, DM, DQS, and $\overline{\text{DQS}}$, VDD stands for VDDQ. 2) For CA0-9, CK, $\overline{\text{CK}}$, $\overline{\text{CS}}$, and CKE, VSS stands for VSSCA. For DQ, DM, DQS, and $\overline{\text{DQS}}$, VSS stands for VSSQ.
- 3) Maximum peak amplitude values are referenced from actual VDD and VSS values. 4) Maximum area values are referenced from maximum operating VDD and VSS values



11.0 OUTPUT BUFFER CHARACTERISTICS

11.1 HSUL_12 Driver Output Timing Reference Load

These 'Timing Reference Loads' are not intended as a precise representation of any particular system environment or a depiction of the actual load presented by a production tester. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment. Manufacturers correlate to their production test conditions, generally one or more coaxial transmission lines terminated at the tester electronics.




Figure 11. HSUL_12 Driver Output Reference Load for Timing and Slew Rate

NOTE:

1) All output timing parameter values (like t_{DQSCK}, t_{DQSQ}, t_{QHS}, t_{HZ}, t_{RPRE} etc.) are reported with respect to this reference load. This reference load is also used to report slew rate.



12.0 RON_{PU} AND RON_{PD} RESISTOR DEFINITION

$$RONPU = \frac{(VDDQ - Vout)}{ABS(Iout)}$$

NOTE:

1)This is under the condition that $\ensuremath{\mathsf{RON}_{PD}}$ is turned off.

$$RONPD = \frac{Vout}{ABS(Iout)}$$

NOTE:

1) This is under the condition that RON_{PU} is turned off.




Figure 12. Output Driver: Definition of Voltages and Currents



$12.1 \, RON_{PU}$ and RON_{PD} Characteristics with ZQ Calibration

Output driver impedance RON is defined by the value of the external reference resistor RZQ. Nominal RZQ is 240Ω

[Table 33] Output Driver DC Electrical Characteristics with ZQ Calibration

RON _{NOM}	Resistor	Vout	Min	Nom	Max	Unit	Notes
04.00	RON34PD	0.5 x VDDQ	0.85	1.00	1.15	RZQ/7	1,2,3,4
34.3Ω	RON34PU	0.5 x VDDQ	0.85	1.00	1.15	RZQ/7	1,2,3,4
	RON40PD	0.5 x VDDQ	0.85	1.00	1.15	RZQ/6	1,2,3,4
40.0Ω	RON40PU	0.5 x VDDQ	0.85	1.00	1.15	RZQ/6	1,2,3,4
	RON48PD	0.5 x VDDQ	0.85	1.00	1.15	RZQ/5	1,2,3,4
48.0Ω	RON48PU	0.5 x VDDQ	0.85	1.00	1.15	RZQ/5	1,2,3,4
00.00	RON60PD	0.5 x VDDQ	0.85	1.00	1.15	RZQ/4	1,2,3,4
60.0Ω	RON60PU	0.5 x VDDQ	0.85	1.00	1.15	RZQ/4	1,2,3,4
20.00	RON80PD	0.5 x VDDQ	0.85	1.00	1.15	RZQ/3	1,2,3,4
20.00	RON80PU	0.5 x VDDQ	0.85	1.00	1.15	RZQ/3	1,2,3,4
	RON120PD	0.5 x VDDQ	0.85	1.00	1.15	RZQ/2	1,2,3,4
120.0Ω	RON120PU	0.5 x VDDQ	0.85	1.00	1.15	RZQ/2	1,2,3,4
Mismatch between pull-up and pull-down	MMPUPD		-15.00		+15.00	%	1,2,3,4,5

NOTE:

- 1) Across entire operating temperature range, after calibration.
- 2) RZQ = 240Ω .
- 3) The tolerance limits are specified after calibration with fixed voltage and temperature. For behavior of the tolerance limits if temperature or voltage changes after calibration, see following section on voltage and temperature sensitivity.
- 4) Pull-down and pull-up output driver impedances are recommended to be calibrated at 0.5 x VDDQ.
- 5) Measurement definition for mismatch between pull-up and pull-down, MMPUPD: Measure RONPU and RONPD, both at 0.5 x VDDQ:

$$MMPUPD = \frac{RONPU - RONPD}{RONNOM} \times 100$$

For example, with MMPUPD(max) = 15% and RONPD = 0.85, RONPU must be less than 1.0

12.2 Output Driver Temperature and Voltage Sensitivity

If temperature and/or voltage change after calibration, the tolerance limits widen according to the Tables shown below.

ITable 341 Output Driver Sensitivity Definition

[]					
Resistor	Vout	Min	Max	Unit	Notes
RONPD	0.5 x	OF (JDONJT LATI) (JDONJ) (LAVI)	445 - (dDONAT - IATI) - (dDONAV - IAVI)	0/	4.0
RONPU	VDDQ	85 - (dRONdT x $ \Delta T $) - (dRONdV x $ \Delta V $)	115 + (dRONdT x ΔT) + (dRONdV x ΔV)	%	1,2

NOTE:

- 1) $\Delta T = T-T$ (@ calibration), $\Delta V = V V$ (@ calibration)
- 2) dRONdT and dRONdV are not subject to production test but are verified by design and characterization.

[Table 35] Output Driver Temperature and Voltage Sensitivity

Symbol	Parameter	Min	Max	Unit	Notes
dRONdT	RON Temperature Sensitivity	0.00	0.75	% / C	
dRONdV	RON Voltage Sensitivity	0.00	0.20	% / mV	



12.3 RON_{PU} and RON_{PD} Characteristics without ZQ Calibration

Output driver impedance RON is defined by design and characterization as default setting.

[Table 36] Output Driver DC Electrical Characteristics without ZQ Calibration

RON _{NOM}	Resistor	Vout	Min	Nom	Max	Unit	Notes
24.20	RON34PD	0.5 x VDDQ	24	34.3	44.6	Ω	1
34.3Ω	RON34PU	0.5 x VDDQ	24	34.3	44.6	Ω	1
40.00	RON40PD	0.5 x VDDQ	28	40	52	Ω	1
40.0Ω	RON40PU	0.5 x VDDQ	28	40	52	Ω	1
10.00	RON48PD	0.5 x VDDQ	33.6	48	62.4	Ω	1
48.0Ω	RON48PU	0.5 x VDDQ	33.6	48	62.4	Ω	1
00.00	RON60PD	0.5 x VDDQ	42	60	78	Ω	1
60.0Ω	RON60PU	0.5 x VDDQ	42	60	78	Ω	1
20.00	RON80PD	0.5 x VDDQ	56	80	104	Ω	1
Ω 0.08	RON80PU	0.5 x VDDQ	56	80	104	Ω	1
400.00	RON120PD	0.5 x VDDQ	84	120	156	Ω	1
120.0 Ω	RON120PU	0.5 x VDDQ	84	120	156	Ω	1

NOTE:



¹⁾ Across entire operating temperature range, without calibration.

12.4 RZQ I-V Curve

	$RON = 240\Omega(RZQ)$									
		Pull-D	own			Pull-	·Up			
		Current [mA] /	RON [Ohms]		Current [mA] / RON [Ohms]					
Voltage[V]		default value after ZQReset		ith ration		default value after ZQReset		with Calibration		
	Min	Max	Min	Max	Min	Max	Min	Max		
	[mA]	[mA]	[mA]	[mA]	[mA]	[mA]	[mA]	[mA]		
0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00		
0.05	0.19	0.32	0.21	0.26	-0.19	-0.32	-0.21	-0.26		
0.10	0.38	0.64	0.40	0.53	-0.38	-0.64	-0.40	-0.53		
0.15	0.56	0.94	0.60	0.78	-0.56	-0.94	-0.60	-0.78		
0.20	0.74	1.26	0.79	1.04	-0.74	-1.26	-0.79	-1.04		
0.25	0.92	1.57	0.98	1.29	-0.92	-1.57	-0.98	-1.29		
0.30	1.08	1.86	1.17	1.53	-1.08	-1.86	-1.17	-1.53		
0.35	1.25	2.17	1.35	1.79	-1.25	-2.17	-1.35	-1.79		
0.40	1.40	2.46	1.52	2.03	-1.40	-2.46	-1.52	-2.03		
0.45	1.54	2.74	1.69	2.26	-1.54	-2.74	-1.69	-2.26		
0.50	1.68	3.02	1.86	2.49	-1.68	-3.02	-1.86	-2.49		
0.55	1.81	3.30	2.02	2.72	-1.81	-3.30	-2.02	-2.72		
0.60	1.92	3.57	2.17	2.94	-1.92	-3.57	-2.17	-2.94		
0.65	2.02	3.83	2.32	3.15	-2.02	-3.83	-2.32	-3.15		
0.70	2.11	4.08	2.46	3.36	-2.11	-4.08	-2.46	-3.36		
0.75	2.19	4.31	2.58	3.55	-2.19	-4.31	-2.58	-3.55		
0.80	2.25	4.54	2.70	3.74	-2.25	-4.54	-2.70	-3.74		
0.85	2.30	4.74	2.81	3.91	-2.30	-4.74	-2.81	-3.91		
0.90	2.34	4.92	2.89	4.05	-2.34	-4.92	-2.89	-4.05		
0.95	2.37	5.08	2.97	4.23	-2.37	-5.08	-2.97	-4.23		
1.00	2.41	5.20	3.04	4.33	-2.41	-5.20	-3.04	-4.33		
1.05	2.43	5.31	3.09	4.44	-2.43	-5.31	-3.09	-4.44		
1.10	2.46	5.41	3.14	4.52	-2.46	-5.41	-3.14	-4.52		
1.15	2.48	5.48	3.19	4.59	-2.48	-5.48	-3.19	-4.59		
1.20	2.50	5.55	3.23	4.65	-2.50	-5.55	-3.23	-4.65		






Figure 13. RON = 240 Ohms IV Curve after ZQReset




Figure 14. RON = 240 Ohms IV Curve after Calibration



13.0 INPUT/OUTPUT CAPACITANCE

[Table 38] Input/output capacitance

Parameter	Symbol		LPDDR2 1066	Units	Notes
least consistence OV and OV	COK	Min	1.0	pF	1,2
Input capacitance, CK and CK	CCK	Max	3.0	pF	1,2
1 1 1 2 1 2 1	0001	Min	0.0	pF	1,2,3
Input capacitance delta, CK and $\overline{\text{CK}}$	CDCK	Max	0.20	pF	1,2,3
	Q.	Min	1.0	pF	1,2,4
Input capacitance, all other input-only pins	CI	Max	3.0	pF	1,2,4
	051	Min	-0.5	pF	1,2,5
Input capacitance delta, all other input-only pins	CDI	Max	0.5	pF	1,2,5
, , , , , , , , , , , , , , , , , , ,		Min	1.25	pF	1,2,6,7
Input/output capacitance, DQ, DM, DQS, DQS	CIO	Max	3.5	pF	1,2,6,7
	00000	Min	0.0	pF	1,2,7,8
Input/output capacitance delta, DQS, DQS	CDDQS	Max	0.25	pF	1,2,7,8
	ODIO	Min	-0.5	pF	1,2,7,9
Input/output capacitance delta, DQ, DM	CDIO	Max	0.5	pF	1,2,7,9
landonton and situation 70 Pin	070	Min	0.0	pF	1,2
Input/output capacitance ZQ Pin	CZQ	Max	3.5	pF	1,2

 $(\mathsf{T}_{\mathsf{OPER}}; \mathsf{V}_{\mathsf{DDQ}} = 1.14\text{-}1.3\mathsf{V}; \mathsf{V}_{\mathsf{DDCA}} = 1.14\text{-}1.3\mathsf{V}; \mathsf{V}_{\mathsf{DD1}} = 1.7\text{-}1.95\mathsf{V}, \mathsf{V}_{\mathsf{DD2}} = 1.14\text{-}1.3\mathsf{V})$

NOTE:

1) This parameter applies to both die and package.

- 7) MR3 I/O configuration DS OP3-OP0 = 0001B (34.3 Ohm typical)
- 8) Absolute value of CDQS and CDQS.
 9) CDIO = CIO 0.5 * (CDQS + CDQS) in byte-lane.



¹⁾ This parameter applies to both die and package.

2) This parameter is not subject to production test. It is verified by design and characterization. The capacitance is measured according to JEP147 (Procedure for measuring input capacitance using a vector network analyzer (VNA) with VDD1, VDD2, VDDQ, VSS, VSSCA, VSSQ applied and all other pins floating.

3) Absolute value of CCK - CCK.

4) CI applies to CS, CKE, CA0-CA9.

5) CDI = CI - 0.5 * (CCK + CCK)

6) DM loading matches DQ and DQS.

7) MP3 I/O configuration DS OP3 OP3 - COAP (24.3 Characterization).

14.0 IDD SPECIFICATION PARAMETERS AND TEST CONDITIONS 14.1 IDD Measurement Conditions

The following definitions are used within the IDD measurement tables:

 $LOW: \ V_{IN} \leq V_{IL}(DC) \ MAX$ $HIGH: V_{IN} \geq V_{IH}(DC) \ MIN$

STABLE: Inputs are stable at a HIGH or LOW level

SWITCHING: See Table 39 and Table 40.

[Table 39] Definition of Switching for CA Input Signals

		Witching for CA in	. <u> </u>	Switching for	CA			
	CK (RISING) / CK (FALLING)	CK (FALLING) / CK (RISING)						
Cycle		N	N	l +1	N	l+2	N+3	
CS	Н	IGH	Н	GH	Н	IGH	Н	GH
CA0	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA1	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH
CA2	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA3	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH
CA4	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA5	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH
CA6	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA7	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH
CA8	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA9	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH

NOTE:

1) CS must always be driven HIGH.
2) 50% of CA bus is changing between HIGH and LOW once per clock for the CA bus.
3) The above pattern (N, N+1, N+2, N+3...) is used continuously during IDD measurement for IDD values that require SWITCHING on the CA bus.

ITable 401 Definition of Switching for IDD4R

[lable +0] D	emmuon or 3	witching for	אַדעטוו				
Clock	CKE	cs	Clock Cycle Number	Command	CA0-CA2	CA3-CA9	All DQ
Rising	HIGH	LOW	N	Read_Rising	HLH	LHLHLHL	L
Falling	HIGH	LOW	N	Read_Falling	LLL	LLLLLL	L
Rising	HIGH	HIGH	N + 1	NOP	LLL	LLLLLL	Н
Falling	HIGH	HIGH	N + 1	NOP	HLH	HLHLLHL	L
Rising	HIGH	LOW	N + 2	Read_Rising	HLH	HLHLLHL	Н
Falling	HIGH	LOW	N + 2	Read_Falling	LLL	ННННННН	Н
Rising	HIGH	HIGH	N + 3	NOP	LLL	НННННН	Н
Falling	HIGH	HIGH	N + 3	NOP	HLH	LHLHLHL	L

1) Data strobe (DQS) is changing between HIGH and LOW every clock cycle.

2) The above pattern (N, N+1...) is used continuously during IDD measurement for IDD4R.



[Table 41] Definition of Switching for IDD4W

Clock	CKE	cs	Clock Cycle Number	Command	CA0-CA2	CA3-CA9	All DQ
Rising	HIGH	LOW	N	Write_Rising	HLL	LHLHLHL	L
Falling	HIGH	LOW	N	Write_Falling	LLL	LLLLLLL	L
Rising	HIGH	HIGH	N + 1	NOP	LLL	LLLLLLL	Н
Falling	HIGH	HIGH	N + 1	NOP	HLH	HLHLLHL	L
Rising	HIGH	LOW	N + 2	Write_Rising	HLL	HLHLLHL	Н
Falling	HIGH	LOW	N + 2	Write_Falling	LLL	нннннн	Н
Rising	HIGH	HIGH	N + 3	NOP	LLL	нннннн	Н
Falling	HIGH	HIGH	N + 3	NOP	HLH	LHLHLHL	L

- NOTE:

 1) Data strobe (DQS) is changing between HIGH and LOW every clock cycle.

 2) Data masking (DM) must always be driven LOW.

 3) The above pattern (N, N+1...) is used continuously during IDD measurement for IDD4W.

14.2 IDD Specifications

IDD values are for the entire operating voltage range, and all of the them are for the standard range, .

[Table 42] LPDDR2 IDD Specification Parameters and Operating Conditions

Parameter/Condition	Symbol	Power Supply	Units	Notes
Operating one bank active-precharge current (SDRAM) :	IDD0 ₁	VDD1	mA	3
$t_{CK} = t_{CK(avg)min}; t_{RC} = t_{RCmin};$	IDD0 ₂	VDD2	mA	3
CKE is HIGH; CS is HIGH between valid commands; CA bus inputs are SWITCHING; Data bus inputs are STABLE	IDD0 _{IN}	VDDCA + VDDQ	mA	3,4
dle power-down standby current:	IDD2P ₁	VDD1	mA	3
$\mathbf{t}_{CK} = \mathbf{t}_{CK(avg)min}$	IDD2P ₂	VDD2	mA	3
CKE is LOW; CS is HIGH; All banks/RBs idle; CA bus inputs are SWITCHING; Data bus inputs are STABLE	IDD2P _{IN}	VDDCA + VDDQ	mA	3,4
dle power <u>-do</u> wn standby current with clock stop:	IDD2PS ₁	VDD1	mA	3
CK =LOW; CK =HIGH;	IDD2PS ₂	VDD2	mA	3
CKE is LOW; CS is HIGH; All banks/RBs idle; CA bus inputs are STABLE; Data bus inputs are STABLE	IDD2PS _{IN}	VDDCA + VDDQ	mA	3,4
dle non power-down standby current:	IDD2N ₁	VDD1	mA	3
CK = tCK(avg)min;	IDD2N ₂	VDD2	mA	3
CKE is HIGH; CS is HIGH; All banks/RBs idle; CA bus inputs are SWITCHING; Data bus inputs are STABLE	IDD2N _{IN}	VDDCA + VDDQ	mA	3,4
dle non p <u>ow</u> er-down standby current with clock stop:	IDD2NS ₁	VDD1	mA	3
CK=LOW, CK=HIGH; CKE is HIGH; CS is HIGH; All banks/RBs idle; CA bus inputs are STABLE; Data bus inputs are STABLE	IDD2NS ₂	VDD2	mA	3
	IDD2NS _{IN}	VDDCA + VDDQ	mA	3,4



Parameter/Condition	Symbol	Power Supply	Units	Notes
Active power-down standby current:	IDD3P ₁	VDD1	mA	3
t _{CK} = t _{CK(avg)min} ;	IDD3P ₂	VDD2	mA	3
CKE is LOW; CS is HIGH; One bank/RB active; CA bus inputs are SWITCHING; Data bus inputs are STABLE	IDD3P _{IN}	VDDCA + VDDQ	mA	3,4
Active power-down standby current with clock stop:	IDD3PS₁	VDD1	mA	3
CK=LOW, CK=HIGH;	IDD3PS ₂	VDD2	mA	3
CKE is LOW; CS is HIGH; One bank/RB active; CA bus inputs are STABLE; Data bus inputs are STABLE	IDD3PS _{IN}	VDDCA + VDDQ	mA	3,4
Active non power-down standby current:	IDD3N ₁	VDD1	mA	3
t _{CK} = t _{CK(avg)min} ;	IDD3N ₂	VDD2	mA	3
CKE is HIGH; CS is HIGH; One bank/RB active; CA bus inputs are SWITCHING; Data bus inputs are STABLE	IDD3N _{IN}	VDDCA + VDDQ	mA	3,4
Active non power-down standby current with clock stop:	IDD3NS ₁	VDD1	mA	3
CK=LOW, CK=HIGH; CKE is HIGH;	IDD3NS ₂	VDD2	mA	3
CS is HIGH; One bank/RB active; CA bus inputs are STABLE; Data bus inputs are STABLE	IDD3NS _{IN}	VDDCA + VDDQ	mA	3,4
Operating burst read current:	IDD4R ₁	VDD1	mA	3
t _{CK} = t _{CK(avg)min} ;	IDD4R ₂	VDD2	mA	3
CS is HIGH between valid commands; One bank/RB active;	IDD4R _{IN}	VDDCA	mA	3
BL = 4; RL = RLmin; CA bus inputs are SWITCHING; 50% data change each burst transfer	IDD4R _Q	VDDQ	mA	3,6
Operating burst write current:	IDD4W ₁	VDD1	mA	3
$t_{CK} = t_{CK(avg)min};$	IDD4W ₂	VDD2	mA	3
CS is HIGH between valid commands; One bank/RB active; BL = 4; WL = WLmin; CA bus inputs are SWITCHING; 50% data change each burst transfer	IDD4W _{IN}	VDDCA + VDDQ	mA	3,4
All Bank Refresh Burst current:	IDD5 ₁	VDD1	mA	3
t _{CK} = t _{CK(avg)min} ; CKE is HIGH between valid commands;	IDD5 ₂	VDD2	mA	3
t _{RC} = t _{RFCabmin} ; Burst refresh; CA bus inputs are SWITCHING; Data bus inputs are STABLE;	IDD5 _{IN}	VDDCA + VDDQ	mA	3,4
All Bank Refresh Average current:	IDD5AB ₁	VDD1	mA	3
t _{CK} = t _{CK(avg)min} ; CKE is HIGH between valid commands;	IDD5AB ₂	VDD2	mA	3
t _{RC} = t _{REFI} ; CA bus inputs are SWITCHING; Data bus inputs are STABLE;	IDD5AB _{IN}	VDDCA + VDDQ	mA	3,4
Per Bank Refresh Average current:	IDD5PB ₁	VDD1	mA	1,3
t _{CK} = t _{CK(avg)min} ; CKE is HIGH between valid commands;	IDD5PB ₂	VDD2	mA	1,3
t _{RC} = t _{REFI} /8; CA bus inputs are SWITCHING; Data bus inputs are STABLE;	IDD5PB _{IN}	VDDCA + VDDQ	mA	1,3,4



Parameter/Condition	Symbol	Power Supply	Units	Notes
Self refresh current (Standard Temperature Range):	IDD6 ₁	VDD1	mA	2,3,8,9,10
CK=LOW, CK=HIGH; CKE is LOW;	IDD6 ₂	VDD2	mA	2,3,8,9,10
CA bus inputs are STABLE; Data bus inputs are STABLE; Maximum 1x Self-Refresh Rate;	IDD6 _{IN}	VDDCA + VDDQ	mA	2,3,4,8,9,10
Deep Power-Down current:	IDD8 ₁	VDD1	uA	3,11, 12
CK=LOW, CK=HIGH; CKE is LOW:	IDD8 ₂	VDD2	uA	3,11, 12
CA bus inputs are STABLE; Data bus inputs are STABLE;	IDD8 _{IN}	VDDCA + VDDQ	uA	3,4,11, 12

- 1) Per Bank Refresh only applicable for LPDDR2 devices of 1Gb or higher densities.
- 2) This is the general definition that applies to full array Self Refresh. Refer to Table 44, IDD6 Partial Array Self-Refresh Current for details of Partial Array Self Refresh IDD6

- 3) IDD values published are the maximum of the distribution of the arithmetic mean.
 4) Measured currents are the summation of VDDQ and VDDCA.
 5) To calculate total current consumption, the currents of all active operations must be considered.
- 6) Guaranteed by design with output load of 5pF and RON=40Ohm...
- 7) IDD current specifications are tested after the device is properly initialized.
- 8) In addition, supplier data sheets may include additional Self Refresh IDD values for temperature subranges within the Standard or Extended Temperature Ranges.
- 9) 1x Self-Refresh Rate is the rate at which the LPDDR2 device is refreshed internally during Self-Refresh before going into the Extended Temperature range.

 10) IDD6 85°C is guaranteed, IDD6 45°C is typical values.

 11) IDD8 85°C is guaranteed, IDD8 45°C is typical values.

 12) DPD (Deep Power Down) function is an optional feature, and it will be enabled upon request.

- Please contact Samsung for more information.



14.3 IDD Spec Table

[Table 43] IDD Specification for 4Gb LPDDR2

		Danner	VDD2=1.2V		
	Symbol	Power Supply	128M x32	Units	
		Зирріу	1066Mbps		
	IDD0 ₁	VDD1	7	mA	
IDD0	IDD0 ₂	VDD2	45	mA	
	IDD0 _{IN}	VDDCA + VDDQ	5	mA	
	IDD2P ₁	VDD1	0.5	mA	
IDD2P	IDD2P ₂	VDD2	1.1	mA	
	IDD2P _{IN}	VDDCA + VDDQ	0.1	mA	
	IDD2PS ₁	VDD1	0.5	mA	
IDD2F3	IDD2PS ₂	VDD2	1.1	mA	
	IDD2PS _{IN}	VDDCA + VDDQ	0.1	mA	
	IDD2N ₁	VDD1	1	mA	
IDD2N	IDD2N ₂	VDD2	13	mA	
	IDD2N _{IN}	VDDCA + VDDQ	3	mA	
	IDD2NS ₁	VDD1	1	mA	
IDD2NS ₂ IDD2NS _{IN}	IDD2NS ₂	VDD2	6	mA	
	IDD2NS _{IN}	VDDCA + VDDQ	3	mA	
IDD3P ₁ IDD3P	IDD3P ₁	VDD1	1.5	mA	
	IDD3P ₂	VDD2	4	mA	
	IDD3P _{IN}	VDDCA + VDDQ	0.1	mA	
	IDD3PS ₁	VDD1	1.5	mA	
IDD3PS	IDD3PS ₂	VDD2	4	mA	
	IDD3PS _{IN}	VDDCA + VDDQ	0.1	mA	
	IDD3N ₁	VDD1	2	mA	
IDD3N	IDD3N ₂	VDD2	15	mA	
	IDD3N _{IN}	VDDCA + VDDQ	3	mA	
<u> </u>	IDD3NS ₁	VDD1	2	mA	
IDD3NS	IDD3NS ₂	VDD2	7	mA	
	IDD3NS _{IN}	VDDCA + VDDQ	3	mA	
	IDD4R ₁	VDD1	2	mA	
IDD4R	IDD4R ₂	VDD2	150	mA	
אַניטוו	IDD4R _{IN}	VDDCA	3	mA	
	IDD4R _Q	VDDQ	140	mA	
	IDD4W ₁	VDD1	2	mA	
IDD4W	IDD4W ₂	VDD2	140	mA	
	IDD4W _{IN}	VDDCA + VDDQ	10	mA	



				VDD2=1.2V	
	Symbol		Power Supply	128M x32	Units
			Supply	1066Mbps	
	IDD:	1	VDD1	18	mA
IDD5	IDD	IDD5 ₂		125	mA
.550	IDD5	IDD5 _{IN}		3	mA
	IDD5/	AB ₁	VDD1	3	mA
IDD5AB	IDD5A	AB ₂	VDD2	13	mA
1550/15	IDD5A	AB _{IN}	VDDCA + VDDQ	3	mA
	IDD5F	IDD5PB ₁		3	mA
IDD5PB	IDD5PB ₂		VDD2	22	mA
1550. 5	IDD5PB _{IN}		VDDCA + VDDQ	3	mA
	IDD6 ₁	45°C	VDD1	0.18	A
	10001	85°C	- ۷۵۵1	0.9	mA
IDD6	IDD6 ₂	45°C	VDD2	0.8	mA
9טטו	10002	85°C	- VDD2	3.4	T IIIA
	IDD6 _{IN}	45°C	VDDCA +	0.02	mA
	IDDOIN	85°C	VDDQ	0.1	
	IDD8 ₁	45°C	VDD1	10	uA
	15501	85°C	VDD1	20	
IDD8	IDD8 ₂	45°C	VDD2	25	uA
סטטו	85°C	VDDZ	50	uA	
	IDD8 _{IN}	45°C	VDDCA +	15	uA
	אסחו	85°C VDDQ	VDDQ	30	l uA

NOTE:

[Table 44] IDD6 Partial Array Self-Refresh Current

	Parameter		4	Unit	
	Parameter		45°C	85°C	- Oliit
		VDD1	180	900	
	Full Array	VDD2	800	3400	uA
		VDDCA + VDDQ	20	100	
		VDD1	160	700	
	1/2 Array	VDD2	560	2400	uA
IDD6 Partial Array		VDDCA + VDDQ	20	100	
Self-Refresh Current (max)	1/4 Array	VDD1	140	600	
		VDD2	380	1800	uA
		VDDCA + VDDQ	20	100	
		VDD1	120	550	
	1/8 Array	VDD2	300	1500	uA
		VDDCA + VDDQ	20	100	

NOTE:



¹⁾ See Table 42, LPDDR2 IDD Specification Parameters and Operating Conditions for notes.

¹⁾ IDD6 85°C is the maximum and IDD6 45°C is typical of the distribution of the arithmetic mean.

15.0 ELECTRICAL CHARACTERISTICS AND AC TIMING

15.1 Clock Specification

The jitter specified is a random jitter meeting a Gaussian distribution. Input clocks violating the min/max values may result in malfunction of the LPDDR2 device.

15.1.1 Definition for tCK(avg) and nCK

tCK(avg) is calculated as the average clock period across any consecutive 200 cycle window, where each clock period is calculated from rising edge to rising edge.

$$tCK(avg) = \left(\sum_{j=1}^{N} tCK_{j}\right)/N$$

$$where \qquad N = 200$$

Unit 'tCK(avg)' represents the actual clock average tCK(avg) of the input clock under operation. Unit 'nCK' represents one clock cycle of the input clock, counting the actual clock edges.

tCK(avg) may change by up to +/-1% within a 100 clock cycle window, provided that all jitter and timing specs are met.

15.1.2 Definition for tCK(abs)

 \mathbf{t}_{CK} (abs) is defined as the absolute clock period, as measured from one rising edge to the next consecutive rising edge. \mathbf{t}_{CK} (abs) is not subject to production test.

15.1.3 Definition for tCH(avq) and tCL(avq)

 $\mathbf{t}_{\text{CH}}(\text{avg})$ is defined as the average high pulse width, as calculated across any consecutive 200 high pulses.

$$tCH(avg) = \left(\sum_{j=1}^{N} tCH_{j}\right) / (N \times tCK(avg))$$

$$where \qquad N = 200$$

 $t_{\text{CL}}(\text{avg})$ is defined as the average low pulse width, as calculated across any consecutive 200 low pulses.

$$tCL(avg) = \left(\sum_{j=1}^{N} tCL_{j}\right) / (N \times tCK(avg))$$

$$where \qquad N = 200$$

15.1.4 Definition for tJIT(per)

t_{.IIT}(per) is the single period jitter defined as the largest deviation of any signal tCK from tCK(avg).

 $\mathbf{t}_{\text{JIT}}(\text{per}) = \text{Min/max of } \{tCK_i - tCK(avg) \text{ where } i = 1 \text{ to } 200\}.$

 \mathbf{t}_{JIT} (per),act is the actual clock jitter for a given system.

t_{JIT}(per),allowed is the specified allowed clock period jitter.

 $\boldsymbol{t}_{\text{JIT}}(\text{per})$ is not subject to production test.



15.1.5 Definition for tJIT(cc)

tJIT(cc) is defined as the absolute difference in clock period between two consecutive clock cycles.

 $\mathbf{t}_{\mathsf{JIT}}(\mathsf{cc}) = \mathsf{Max} \; \mathsf{of} \; |\{\mathsf{tCK}_{i+1} - \mathsf{tCK}_i\}|.$

 $\mathbf{t}_{\mathsf{JIT}}(\mathsf{cc})$ defines the cycle to cycle jitter.

 $\mathbf{t}_{\mathsf{JIT}}(\mathsf{cc})$ is not subject to production test.

15.1.6 Definition for tERR(nper)

 $\mathbf{t}_{\mathsf{ERR}}(\mathsf{nper})$ is defined as the cumulative error across n multiple consecutive cycles from tCK(avg).

 $\mathbf{t}_{\mathsf{ERR}}$ (nper),act is the actual clock jitter over n cycles for a given system.

 $\mathbf{t}_{\mathsf{ERR}}$ (nper), allowed is the specified allowed clock period jitter over n cycles.

 $\mathbf{t}_{\text{ERR}}(\text{nper})$ is not subject to production test.

$$tERR(nper) = \left(\sum_{j=i}^{i+n-1} tCK_{j}\right) - n \times tCK(avg)$$

t_{ERR}(nper),min can be calculated by the formula shown below:

$$tERR(nper)$$
, $min = (1 + 0.68LN(n)) \times tJIT(per)$, min

 $\mathbf{t}_{\mathsf{ERR}}(\mathsf{nper}),\!\mathsf{max}$ can be calculated by the formula shown below

$$tERR(nper), max = (1 + 0.68LN(n)) \times tJIT(per), max$$

Using these equations, \mathbf{t}_{ERR} (nper) tables can be generated for each \mathbf{t}_{JIT} (per),act value.



15.1.7 Definition for duty cycle jitter tJIT(duty)

 $\mathbf{t}_{\text{JIT}}(\text{duty})$ is defined with absolute and average specification of tCH / tCL.

 $tJIT(duty), min = MIN((tCH(abs), min - tCH(avg), min), (tCL(abs), min - tCL(avg), min)) \times tCK(avg)$

 $4X((tCH(abs), max - tCH(avg), max), (tCL(abs), max - tCL(avg), max)) \times tCK(avg)$

15.1.8 Definition for tCK(abs), tCH(abs) and tCL(abs)

These parameters are specified per their average values, however it is understood that the following relationship between the average timing and the absolute instantaneous timing holds at all times

[Table 45] Definition for tCK(abs), tCH(abs), and tCL(abs)

Parameter	Symbol	Min	Unit
Absolute Clock Period	t _{CK} (abs)	tCK(avg), min + tJIT(per), min	ps
Absolute Clock HIGH Pulse Width	t _{CH} (abs)	tCH(avg),min + tJIT(duty),min / tCK(avg)min	tCK(avg)
Absolute Clock LOW Pulse Width	t _{CL} (abs)	tCL(avg),min + tJIT(duty),min / tCK(avg)min	tCK(avg)

NOTE:

- 1) tCK(avg),min is expressed is ps for this table. 2) tJIT(duty),min is a negative value.



15.2 Period Clock Jitter

LPDDR2 devices can tolerate some clock period jitter without core timing parameter de-rating. This section describes device timing requirements in the presence of clock period jitter (tJIT(per)) in excess of the values found in Table 47, LPDDR2 AC Timing Table and how to determine cycle time de-rating and clock cycle de-rating.

15.2.1 Clock period jitter effects on core timing parameters

(tRCD, tRP, tRTP, tWR, tWRA, tWTR, tRC, tRAS, tRRD, tFAW)

Core timing parameters extend across multiple clock cycles. Period clock jitter will impact these parameters when measured in numbers of clock cycles. When the device is operated with clock jitter within the specification limits, the LPDDR2 device is characterized and verified to support tnPARAM = RU{tPARAM / tCK(avg)}.

When the device is operated with clock jitter outside specification limits, the number of clocks or tCK(avg) may need to be increased based on the values for each core timing parameter.

15.2.1.1 Cycle time de-rating for core timing parameters

For a given number of clocks (tnPARAM), for each core timing parameter, average clock period (tCK(avg)) and actual cumulative period error (tERR(tnPARAM),atl) in excess of the allowed cumulative period error (tERR(tnPARAM),allowed), the equation below calculates the amount of cycle time de-rating (in ns) required if the equation results in a positive value for a core timing parameter (tCORE).

$$CycleTimeDerating = MAX \left\{ \left(\frac{tPARAM + tERR(tnPARAM), act - tERR(tnPARAM), allowed}{tnPARAM} - tCK(avg) \right), 0 \right\}$$

A cycle time derating analysis should be conducted for each core timing parameter. The amount of cycle time derating required is the maximum of the cycle time de-ratings determined for each individual core timing parameter.

15.2.1.2 Clock Cycle de-rating for core timing parameters

For a given number of clocks (tnPARAM) for each core timing parameter, clock cycle de-rating should be specified with amount of period jitter (tJIT(per)). For a given number of clocks (tnPARAM), for each core timing parameter, average clock period (tCK(avg)) and actual cumulative period error (tERR(tnPARAM),act) in excess of the allowed cumulative period error (tERR(tnPARAM),allowed), the equation below calculates the clock cycle derating (in clocks) required if the equation results in a positive value for a core timing parameter (tCORE).

$$ClockCycleDerating = RU \left\{ \frac{tPARAM + tERR(tnPARAM), act - tERR(tnPARAM), allowed}{tCK(avg)} \right\} - tnPARAM$$

A clock cycle de-rating analysis should be conducted for each core timing parameter.

15.2.2 Clock jitter effects on Command/Address timing parameters

(tIS, tIH, tISCKE, tIHCKE, tISb, tIHb, tISCKEb, tIHCKEb)

These parameters are measured from a command/address signal (CKE, \overline{CS} , CA0 - CA9) transition edge to its respective clock signal (CK/ \overline{CK}) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. tJIT(per)), as the setup and hold are relative to the clock signal crossing that latches the command/address.

Regardless of clock jitter values, these values shall be met.



15.2.3 Clock jitter effects on Read timing parameters

15.2.3.1 tRPRE

When the device is operated with input clock jitter, tRPRE needs to be de-rated by the actual period jitter (tJIT(per),act,max) of the input clock in excess of the allowed period jitter (tJIT(per),allowed,max). Output de-ratings are relative to the input clock.

$$tRPRE(min, derated) = 0.9 - \left(\frac{tJIT(per), act, max - tJIT(per), allowed, max}{tCK(avg)}\right)$$

For example

if the measured jitter into a LPDDR2-800 device has tCK(avg) = 2500 ps, tJIT(per),act,min = -172 ps and tJIT(per),act,max + 193 ps, then tRPRE.min.derated = 0.9 - (tJIT(per),act,max - tJIT(per),allowed,max)/tCK(avg) = 0.9 - (193 - 100)/2500= .8628 tCK(avg)

15.2.3.2 tLZ(DQ), tHZ(DQ), tDQSCK, tLZ(DQS), tHZ(DQS)

These parameters are measured from a specific clock edge to a data signal (DMn, DQm.: n=0,1,2,3. m=0 -31) transition and will be met with respect to that clock edge. Therefore, they are not affected by the amount of clock jitter applied (i.e. tJIT(per).

15.2.3.3 tQSH, tQSL

These parameters are affected by duty cycle jitter which is represented by tCH(abs)min and tCL(abs)min.

tQSH(abs)min = tCH(abs)min - 0.05

tQSL(abs)min = tCL(abs)min - 0.05

These parameters determine absolute Data-Valid window at the LPDDR2 device pin.

Absolute min data-valid window @LPDDR2 device pin =

 $min \ \{ \ (\ tQSH(abs)min \ *\ tCK(avg)min - tDQSQmax - tQHSmax), \ (tQSL(abs)min \ *\ tCK(avg)min - tDQSQmax - tQHSmax) \} \} \\$

This minimum data-valid window shall be met at the target frequency regardless of clock jitter.

15.2.3.4 tRPST

tRPST is affected by duty cycle jitter which is represented by tCL(abs). Therefore tRPST(abs)min can be specified by tCL(abs)min. tRPST(abs)min = tCL(abs)min - 0.05 = tQSL(abs)min

15.2.4 Clock jitter effects on Write timing parameters

15.2.4.1 tDS, tDH

These parameters are measured from a data signal (DMn, DQm.: n=0,1,2,3. m=0 –31) transition edge to its respective data strobe signal (DQSn, \overline{DQSn} : n=0,1,2,3) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. tJIT(per), as the setup and hold are relative to the clock signal crossing that latches the command/address. Regardless of clock jitter values, these values shall be met.

15.2.4.2 tDSS, tDSH

These parameters are measured from a data strobe signal (DQSx, \overline{DQSx}) crossing to its respective clock signal (CK/ \overline{CK}) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. tJIT(per), as the setup and hold are relative to the clock signal crossing that latches the command/address. Regardless of clock jitter values, these values shall be met.



15.2.4.3 tDQSS

This parameter is measured from a data strobe signal (DQSx, \overline{DQSx}) crossing to the subsequent clock signal (CK/ \overline{CK}) crossing. When the device is operated with input clock jitter, this parameter needs to be de-rated by the actual period jitter tJIT(per),act of the input clock in excess of the allowed period jitter tJIT(per),allowed.

$$tDQSS(min, derated) = 0.75 - \frac{tJIT(per), act, min - tJIT(per), allowed, min}{tCK(avg)}$$

$$tDQSS(max, derated) = 1.25 - \frac{tJIT(per), act, max - tJIT(per), allowed, max}{tCK(avg)}$$

For example,

if the measured jitter into a LPDDR2-800 device has tCK(avg) = 2500 ps, tJIT(per), act, min = -172 ps and tJIT(per), act, max = + 193 ps, then tDQSS, (min, derated) = 0.75 - (tJIT(per), act, min - tJIT(per), allowed, min)/tCK(avg) = 0.75 - (-172 + 100)/2500 = .7788 tCK(avg)

tDQSS,(max,derated) = 1.25 - (tJIT(per),act,max - tJIT(per),allowed,max)/tCK(avg) = 1.25 - (193 - 100)/2500 = 1.2128 tCK(avg)

15.3 LPDDR2 Refresh Requirements by Device Density

[Table 46] LPDDR2 Refresh Requirement Parameters (per density)

Parameter	Parameter			Unit
Number of Banks			8	
Refresh Window Tcase ≤ 85°C		t _{REFW}		ms
Required number of REFRESH commands (min)		R	8,192	
average time between REFRESH commands	REFab	t _{REFI}	3.9	us
(for reference only) Tcase ≤ 85°C	REFpb	t _{REFIPB}	0.4875	us
Refresh Cycle time		t _{RFCab}	130	ns
Per Bank Refresh Cycle time		t _{RFCpb}	60	ns
Burst Refresh Window = 4 x 8 x t _{RFCab}		t _{REFBW}	4.16	us

NOTE :



¹⁾ Please refer to the addressing table "LPDDR2 SDRAM Addressing"

15.4 AC Timings

[Table 47] LPDDR2 AC Timing Table

Parameter	Symbol	min max	min t _{CK}	LPDDR2	Unit
r at attietet	Syllibol	IIIII IIIax	rCK	1066	Unit
Max. Frequency ⁴⁾		~		533	MHz
		Clock Timin	g		
Average Clock Period	t _{CK} (avg)	min		1.875	ns
Average Glock Fellou	(CK(avg)	max		100	113
Average high pulse width	t _{CH} (avg)	min		0.45	t _{CK} (a
, wordgo mgm paloo maan	(CH(G19)	max		0.55	-CK(-
Average low pulse width	t _{CL} (avg)	min		0.45	t _{CK} (a
	*CL(~.9)	max		0.55	-OKC
Absolute Clock Period	t _{CK} (abs)	min		t _{CK} (avg)min + t _{JIT} (per),min	ps
Absolute clock HIGH pulse width	t _{CH} (abs),	min		0.43	t _{CK} (a
(with allowed jitter)	allowed	max		0.57	-CK(-
Absolute clock LOW pulse width	t _{CL} (abs),	min		0.43	t _{CK} (a
(with allowed jitter)	allowed	max		0.57	-CK(-
Clock Period Jitter (with allowed jitter)	t _{JIT} (per),	min		-90	ps
Cook Cook Charles (that allowed juice,	allowed	max		90	, po
eximum Clock Jitter between two consecutive clock cycles (with allowed jitter)	t _{JIT} (cc), allowed	max		180	ps
Duka anda Ettar (vätta allanad Ettar)	t _{JIT} (duty),	min		$\begin{aligned} & & & & \text{min}((t_{CH}(abs), \text{min} - t_{CH}(avg), \text{min}), \\ & & & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & \\ & & & & & \\ & & & & & \\ & & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & \\ & & & \\ & \\ & & \\ & & \\ & & \\ & \\ & & \\ & \\ & & $	ps
Duty cycle Jitter (with allowed jitter)		max		$\begin{split} & \max((t_{CH}(abs),max-t_{CH}(avg),max),\\ & (t_{CL}(abs),max-t_{CL}(avg),max))*t_{CK}(avg) \end{split}$	ps
	t _{ERR} (2per), allowed	min		-132	
Cumulative error across 2 cycles		max		132	ps
	t _{ERR} (3per),	min		-157	ps
Cumulative error across 3 cycles	allowed	max		157	
0 15	t _{ERR} (4per),	min		-175	
Cumulative error across 4 cycles	allowed	max		175	- ps
Curry detine array careas E quales	t _{ERR} (5per)	min		-188	
Cumulative error across 5 cycles	allowed	max		188	- ps
Commissative organ conseq Conselec	t _{ERR} (6per)	min		-200	
Cumulative error across 6 cycles	allowed	max		200	- ps
Cumulative error across 7 cycles	t _{ERR} (7per)	min		-209	
Cumulative error across 7 cycles	allowed	max		209	- ps
Cumulativa arrar agraga 9 avalag	t _{ERR} (8per)	min		-217	
Cumulative error across 8 cycles	allowed	max		217	- ps
Cumulative error across 9 cycles	t _{ERR} (9per) _,	min		-224	
Cumulative emot actoss a cycles	allowed	max		224	ps
Cumulative error across 10 cycles	t _{ERR} (10per),	min		-231	no
Camalative error across to cycles	allowed	max		231	ps
Cumulative error across 11 cycles	t _{ERR} (11per),	min		-237	ne
Sumulative error across 11 cycles	allowed	max		237	ps
Cumulative error across 12 cycles	t _{ERR} (12per),	min		-242	200
Odmidianie endi adioss 12 cycles	allowed	max		242	ps
Cumulative error across n = 13, 14 49, 50	t _{ERR} (nper) _,	min		t_{ERR} (nper),allowed, min = (1 + 0.68ln(n)) * tJIT(per), allowed, min	no
cycles	allowed max		t _{ERR} (nper),allowed, max = (1 + 0.68ln(n)) * tJIT(per), allowed, max	- ps	



_				LPDDR2	
Parameter	Symbol	min max	min t _{CK}	1066	Unit
Initialization Calibration Time	t _{ZQINIT}	min		1	us
Full Calibration Time	t _{ZQCL}	min	6	360	ns
Short Calibration Time	tzqcs	min	6	90	ns
Calibration Reset Time	tzQRESET	min	3	50	ns
	Re	ad Paramete	rs ¹¹⁾		
DQS output access time from CK/CK#	t _{DQSCK}	min		2500	ps
15)		max		5500	·
DQSCK Delta Short ¹⁵⁾	t _{DQSCKDS}	max		330	ps
DQSCK Delta Medium ¹⁶⁾	t _{DQSCKDM}	max		680	ps
DQSCK Delta Long ¹⁷⁾	^t DQSCKDL	max		920	ps
DQS - DQ skew	t _{DQSQ}	max		200	ps
Data hold skew factor	t _{QHS}	max		230	ps
DQS Output High Pulse Width	t _{QSH}	min		t _{CH} (abs) - 0.05	t _{CK} (avg)
DQS Output Low Pulse Width	t _{QSL}	min		t _{CL} (abs) - 0.05	t _{CK} (avg)
Data Half Period	t _{QHP}	min		min(t _{QSH} , t _{QSL})	t _{CK} (avg)
DQ / DQS output hold time from DQS	t _{QH}	min		t _{QHP} - t _{QHS}	ps
Read preamble ^{12), 13)}	t _{RPRE}	min		0.9	t _{CK} (avg)
Read postamble ^{12),14)}	t _{RPST}	min		t _{CL} (abs) - 0.05	t _{CK} (avg)
DQS low-Z from clock ¹²⁾	t _{LZ(DQS)}	min		t _{DQSCK(MIN)} - 300	ps
DQ low-Z from clock ¹²⁾	t _{LZ(DQ)}	min		$t_{DQSCK(MIN)}$ - (1.4 * $t_{QHS(MAX)}$)	ps
DQS high-Z from clock ¹²⁾	t _{HZ(DQS)}	max		t _{DQSCK(MAX)} - 100	ps
DQ high-Z from clock ¹²⁾	t _{HZ(DQ)}	max		$t_{DQSCK(MAX)} + (1.4 * t_{DQSQ(MAX)})$	ps
	Wr	ite Paramete	rs ¹¹⁾		
DQ and DM input hold time (Vref based)	t _{DH}	min		210	ps
DQ and DM input setup time (Vref based)	t _{DS}	min		210	ps
DQ and DM input pulse width	t _{DIPW}	min		0.35	t _{CK} (avg)
Write command to 1st DQS latching transition	t _{DQSS}	min		0.75	t _{CK} (avg)
		max		1.25	
DQS input high-level width	t _{DQSH}	min		0.4	t _{CK} (avg)
DQS input low-level width	t _{DQSL}	min		0.4	t _{CK} (avg)
DQS falling edge to CK setup time	t _{DSS}	min		0.2	t _{CK} (avg)
DQS falling edge hold time from CK	t _{DSH}	min		0.2	t _{CK} (avg)
Write postamble	t _{WPST}	min		0.4	t _{CK} (avg)
Write preamble	t _{WPRE}	min		0.35	t _{CK} (avg)
CKE min pulse width (high and low pulse width)	1	Input Paran		3	t (2)(2)
CKE min. pulse width (high and low pulse width)	t _{CKE}	min	3		t _{CK} (avg)
CKE input setup time	t _{ISCKE} ²⁾	min		0.25	t _{CK} (avg)
CKE input hold time	t _{IHCKE} 3)	min		0.25	t _{CK} (avg)
	1	ddress Input	Parameters ¹	1)	
Address and control input setup time (Vref based)	t _{IS} 1)	min		220	ps
Address and control input hold time (Vref based)	t _{IH} 1)	min		220	ps
Address and control input pulse width	t _{IPW}	min		0.40	t _{CK} (avg)
	Boot Parame	ters (10 MHz	- 55 MHz) ^{5),7)}	,8)	
Clock Cycle Time	t _{CKb}	max		100	ns
Slock Syste Tillle	-CKD	min	_ [18	113



				LPDDR2	
Parameter	Symbol	min max	min t _{CK}	1066	Unit
CKE Input Setup Time	t _{ISCKEb}	min	-	2.5	ns
CKE Input Hold Time	t _{IHCKEb}	min	-	2.5	ns
Address & Control Input Setup Time	t _{ISb}	min	-	1150	ps
Address & Control Input Hold Time	t _{IHb}	min	-	1150	ps
DOC Output Data Assess Time from CV/CV/#		min		2.0	
DQS Output Data Access Time from CK/CK#	t _{DQSCKb}	max	-	10.0	ns
Data Strobe Edge to Output Data Edge t _{DQSQb} - 1.2	t _{DQSQb}	max	-	1.2	ns
Data Hold Skew Factor	t _{QHSb}	max	-	1.2	ns
	Mode	Register Par	ameters		
MODE REGISTER Write command period	t _{MRW}	min	5	5	t _{CK} (avg)
Mode Register Read command period	t _{MRR}	min	2	2	t _{CK} (avg)
	LPDDR2 S	DRAM Core I	Parameters ⁹⁾		
Read Latency	RL	min	3	8	t _{CK} (avg)
Write Latency	WL	min	1	4	t _{CK} (avg)
ACTIVE to ACTIVE command period	t _{RC}	min		t_{RAS} + t_{RPab} (with all-bank Precharge) t_{RAS} + t_{RPpb} (with per-bank Precharge)	ns
CKE min. pulse width during Self-Refresh (low pulse width during Self-Refresh)	t _{CKESR}	min	3	15	ns
Self refresh exit to next valid command delay	t _{XSR}	min	2	t _{RFCab} + 10	ns
Exit power down to next valid command delay	t _{XP}	min	2	7.5	ns
LPDDR2 CAS to CAS delay	t _{CCD}	min	2	2	t _{CK} (avg)
Internal Read to Precharge command delay	t _{RTP}	min	2	7.5	ns
RAS to CAS Delay	t _{RCD}	min	3	18	ns
Row Precharge Time (single bank)	t _{RPpb}	min	3	18	ns
Row Precharge Time (all banks)	t _{RPab} 4-bank	min	3	18	ns
Row Precharge Time (all banks)	t _{RPab} 8-bank	min	3	21	ns
Row Active Time	t _{RAS}	min	3	42	ns
	TAS	max	-	70	us
Write Recovery Time	t _{WR}	min	3	15	ns
Internal Write to Read Command Delay	t _{WTR}	min	2	7.5	ns
Active bank A to Active bank B	t _{RRD}	min	2	10	ns
Four Bank Activate Window	t _{FAW}	min	8	50	ns
Minimum Deep Power Down Time	t _{DPD}	min		500	us
	LPDDR2	Temperature	De-Rating		
t _{DQSCK} De-Rating	t _{DQSCK} (Derated)	max		5620	ps
	t _{RCD} (Derated)	min		t _{RCD} + 1.875	ns
	t _{RC} (Derated)	min		t _{RAS} (derated) + t _{RP} (derated)	ns
Core Timings Temperature De-Rating for SDRAM	t _{RAS} (Derated)	min		t _{RAS} + 1.875	ns
	t _{RP} (Derated)	min		t _{RP} + 1.875	ns
	t _{RRD} (Derated)	min		t _{RRD} + 1.875	ns

NOTE : 1) Input set-up/hold time for signal(CA0 \sim 9, \overline{CS})



- 2) CKE input setup time is measured from CKE reaching high/low voltage level to CK/CK crossing.
- 3) CKE input hold time is measured from CK/CK crossing to CKE reaching high/low voltage level.
- 4) Frequency values are for reference only. Clock cycle time (tCK) shall be used to determine device capabilities.
 5) To guarantee device operation before the LPDDR2 device is configured a number of AC boot timing parameters are defined in the Table 47, LPDDR2 AC Timing Table. Boot parameter symbols have the letter b appended, e.g. tCK during boot is tCKb.
 6) Frequency values are for reference only. Clock cycle time (tCK or tCKb) shall be used to determine device capabilities.
 7) The SDRAM will set some Mode register default values upon receiving a RESET (MRW) command as specified in 5.2Mode Register Definition.

- 8) The output skew parameters are measured with Ron default settings into the reference load.
- 9) The min tCK column applies only when tCK is greater than 6ns for LPDDR2 devices. In this case, both min tCK values and analog timing (ns) shall be satisfied. 10) All AC timings assume an input slew rate of 1V/ns.

11) Read, Write, and Input Setup and Hold values are referenced to Vref.

12) For low-to-high and high-to-low transitions, the timing reference will be at the point when the signal crosses VTT. tHZ and tLZ transitions occur in the same access time (with respect to clock) as valid data transitions. These parameters are not referenced to a specific voltage level but to the time when the device output is no longer driving (for tRPST, tHZ(DQS) and tHZ(DQ)), or begins driving (for tRPRE, tLZ(DQS), tLZ(DQ)). Figure 15 shows a method to calculate the point when device is no longer driving tHZ(DQS) and tHZ(DQ), or begins driving tLZ(DQS), tLZ(DQ) by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent.




Figure 15. HSUL_12 Driver Output Reference Load for Timing and Slew Rate

The parameters tLZ(DQS), tLZ(DQS), and tHZ(DQS) are defined as single-ended. The timing parameters tRPRE and tRPST are determined from the differential signal

- 13) Measured from the start driving of DQS DQS to the start driving the first rising strobe edge.
- 14) Measured from the start driving the last falling strobe edge to the stop driving DQS DQS
- 15) tDQSCKDS is the absolute value of the difference between any two tDQSCK measurements (within a byte lane) within a contiguous sequence of bursts within a 160ns roll-
- ing window. tDQSCKDS is not tested and is guaranteed by design. Temperature drift in the system is < 10C/s. Values do not include clock jitter.

 16) tDQSCKDM is the absolute value of the difference between any two tDQSCK measurements (within a byte lane) within a 1.6us rolling window. tDQSCKDM is not tested and is guaranteed by design. Temperature drift in the system is < 10C/s. Values do not include clock jitter.
- 17) tDQSCKDL is the absolute value of the difference between any two tDQSCK measurements (within a byte lane) within a 32ms rolling window. tDQSCKDL is not tested and is guaranteed by design. Temperature drift in the system is < 10C/s. Values do not include clock jitter.
- 18) Min tCK of 5 clocks is valid when the Overlay Window is disabled. Refer to Vendor datasheets for min tCK when the Overlay Window is enabled.



15.5 CA and $\overline{\text{CS}}$ Setup, Hold and Derating

For all input signals(CA and \overline{CS}) the total tIS (setup time) and tIH (hold time) required is calculated by adding the data sheet tIS(base) and tIH(base) value (see Table 48) to the Δ tIS and Δ tIH derating value (see Table 49) respectively.

Example: tIS (total setup time) = tIS(base) + Δ tIS

Setup (tIS) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of $V_{Ref}(DC)$ and the first crossing of $V_{IH}(AC)$ min. Setup (tIS) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of $V_{Ref}(DC)$ and the first crossing of ViI(AC)max. If the actual signal is always earlier than the nominal slew rate line between shaded ' $V_{Ref}(DC)$ to ac region', use nominal slew rate for derating value (see Figure 16 Illustration of nominal slew rate and tVAC for setup time tIS for CA and CS with respect to clock.). If the actual signal is later than the nominal slew rate line anywhere between shaded ' $V_{Ref}(DC)$ to ac region', the slew rate of a tangent line to the actual signal from the ac level to dc level is used for derating value (see Figure 18 Illustration of tangent line for setup time tIS for CA and CS with respect to clock).

Hold (tIH) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of Vil(DC)max and the first crossing of $V_{Ref}(DC)$. Hold (tIH) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of Vih(DC)min and the first crossing of $V_{Ref}(DC)$. If the actual signal is always later than the nominal slew rate line between shaded 'dc to $V_{Ref}(DC)$ region', use nominal slew rate for derating value (see Figure 17 Illustration of nominal slew rate for hold time tIH for CA and CS with respect to clock). If the actual signal is earlier than the nominal slew rate line anywhere between shaded 'dc to $V_{Ref}(DC)$ region', the slew rate of a tangent line to the actual signal from the dc level to $V_{Ref}(DC)$ level is used for derating value (see Figure 19 Illustration of tangent line for hold time tIH for CA and CS with respect to clock).

For a valid transition the input signal has to remain above/below $V_{IH/IL}(AC)$ for some time t_{VAC} (see Table 50).

Although for slow slew rates the total setup time might be negative (i.e. a valid input signal will not have reached $V_{IH/IL}(AC)$ at the time of the rising clock transition) a valid input signal is still required to complete the transition and reach $V_{IH/IL}(AC)$.

For slew rates in between the values listed in Table 49, the derating values may obtained by linear interpolation. These values are typically not subject to production test. They are verified by design and characterization.

[Table 48] CA and CS Setup and Hold Base-Values for 1V/ns

unit [ps]	LPDDR2 1066	reference
tIS(base)	0	VIH/L(ac)=VREF(dc)+/-220mV
tIH(base)	90	VIH/L(dc)=VREF(dc)+/-130mV

NOTE:

1) ac/dc referenced for 1V/ns CA and $\overline{\text{CS}}$ slew rate and 2V/ns differential CK- $\overline{\text{CK}}$ slew rate.



[Table 49] Derating values LPDDR2 tIS/tIH - ac/dc based AC220

[14510 10	, _0.0	y va.			40,												
						shold ->	S, ∆tlH de V _{IH} (AC) V _{IH} (DC)	=V _{Ref} (D(C)+220m	ıV, V _{IL} (A	C)=V _{Ref}						
CK, CK Differential Slew Rate																	
		4.0	V/ns	3.0	V/ns	2.0	V/ns	1.8	V/ns	1.6	V/ns	1.4	V/ns	1.2	V/ns	1.0 V/ns	
		∆tIS	ΔtIH	∆tIS	ΔtIH	∆tIS	∆tIH	∆tIS	ΔtIH	∆tIS	ΔtIH	∆tIS	ΔtIH	∆tIS	ΔtIH	∆tIS	∆tlH
	2.0	110	65	110	65	110	65										
	1.5	74	43	73	43	73	43	89	59								
	1.0	0	0	0	0	0	0	16	16	32	32						
CA, \overline{CS}	0.9			-3	-5	-3	-5	13	11	29	27	45	43				
Slew rate	0.8					-8	-13	8	3	24	19	40	35	56	55		
V/ns	0.7							2	-6	18	10	34	26	50	46	66	78
	0.6									10	-3	26	13	42	33	58	65
l	0.5											4	-4	20	16	36	48
																	1

NOTE :

[Table 50] Required time t_{VAC} above $V_{IH}(AC)$ {below $V_{IL}(AC)\}$ for valid transition

Slew Rate [V/ns]	t _{VAC} @ 220mV [ps]					
	min	max				
> 2.0	175	-				
2.0	170	-				
1.5	167	-				
1.0	163	-				
0.9	162	-				
0.8	161	-				
0.7	159	-				
0.6	155	-				
0.5	150	-				
< 0.5	150	-				



¹⁾ Cell contents shaded in red are defined as 'not supported'.





Figure 16. Illustration of nominal slew rate and t_{VAC} for setup time t_{IS} for CA and \overline{CS} with respect to clock.





 $\frac{\text{Hold Slew Rate}}{\text{Rising Signal}} = \frac{V_{\text{Ref}}(\text{DC}) - V_{\text{IL}}(\text{DC})\text{max}}{\Delta \text{TR}} \\ \frac{\text{Hold Slew Rate}}{\text{Falling Signal}} = \frac{V_{\text{IH}}\left(\text{DC}\right)\text{min} - V_{\text{Ref}}(\text{DC})}{\Delta \text{TF}}$

Figure 17. Illustration of nominal slew rate for hold time t_{IH} for CA and $\overline{\text{CS}}$ with respect to clock






Figure 18. Illustration of tangent line for setup time t_{IS} for CA and \overline{CS} with respect to clock






Figure 19. Illustration of tangent line for hold time t_{IH} for CA and $\overline{\text{CS}}$ with respect to clock



15.6 Data Setup, Hold and Slew Rate Derating

For all input signals(DQ, DM) the total tDS (setup time) and tDH (hold time) required is calculated by adding the data sheet tDS(base) and tDH(base) value (see Table 51) to the \triangle tDS and \triangle tDH (see Table 52) derating value respectively. Example: tDS (total setup time) = tDS(base) + \triangle tDS.

Setup (tDS) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of $V_{Ref}(DC)$ and the first crossing of $V_{IH}(AC)$ min. Setup (tDS) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of $V_{Ref}(DC)$ and the first crossing of $V_{IL}(AC)$ max (see Figure 20 Illustration of nominal slew rate and tVAC for setup time tDS for DQ with respect to strobe). If the actual signal is always earlier than the nominal slew rate line between shaded ' $V_{Ref}(DC)$ to ac region', use nominal slew rate for derating value. If the actual signal is later than the nominal slew rate line anywhere between shaded ' $V_{Ref}(DC)$ to ac region', the slew rate of a tangent line to the actual signal from the ac level to dc level is used for derating value (see Figure 22 Illustration of tangent line for setup time tDS for DQ with respect to strobe).

Hold (tDH) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of $V_{IL}(DC)$ max and the first crossing of $V_{Ref}(DC)$. Hold (tDH) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of $V_{IH}(DC)$ min and the first crossing of $V_{Ref}(DC)$ (see Figure 21 Illustration of nominal slew rate for hold time tDH for DQ with respect to strobe). If the actual signal is always later than the nominal slew rate line between shaded 'dc level to $V_{Ref}(DC)$ region', use nominal slew rate for derating value. If the actual signal is earlier than the nominal slew rate line anywhere between shaded 'dc to $V_{Ref}(DC)$ region', the slew rate of a tangent line to the actual signal from the dc level to $V_{Ref}(DC)$ level is used for derating value (see Figure 23 Illustration of tangent line for hold time tDH for DQ with respect to strobe).

For a valid transition the input signal has to remain above/below V_{IH/IL}(AC) for some time t_{VAC} (see Table 53).

Although for slow slew rates the total setup time might be negative (i.e. a valid input signal will not have reached $V_{IH/IL}(AC)$ at the time of the rising clock transition) a valid input signal is still required to complete the transition and reach $V_{IH/IL}(AC)$.

For slew rates in between the values listed in the tables the derating values may obtained by linear interpolation. These values are typically not subject to production test. They are verified by design and characterization

[Table 51] Data Setup and Hold Base-Values

[ps]	LPDDR2	reference
[ba]	1066	Totololice
tDS(base)	-10	VIH/L(ac)=VREF(dc)+/-220mV
tDH(base)	80	VIH/L(dc)=VREF(dc)+/-130mV

NOTE

1) ac/dc referenced for 1V/ns DQ, DM slew rate and 2V/ns differential DQS-\overline{DQS} slew rate...



[Table 52] Derating values LPDDR2 tDS/tDH - ac/dc based AC220

$\Delta tDS,\Delta DH$ derating in [ps] AC/DC based $^{1)}$ AC220 Threshold -> V $_{IH}(AC)=V_{Ref}(DC)+220mV,V_{IL}(AC)=V_{Ref}(DC)-220mV$ DC130 Threshold -> V $_{IH}(DC)=V_{Ref}(DC)+130mV,V_{IL}(DC)=V_{Ref}(DC)-130mV$
POC POS Differential Class Bata

				DC1	30 Inres	snoia ->	V⊞(DC)=	=V _{Ref} (DC)+13UM	v, v _{IL} (D	C)=V _{Ref}	(DC)-130	JMV				
	DQ						QS, DQ	S Differ	ential SI	ew Rate							
		4.0 \	V/ns	3.0 \	V/ns	2.0	V/ns	1.8 \	V/ns	1.6	V/ns	1.4	V/ns	1.2	V/ns	1.0	V/ns
		∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH
	2.0	110	65	110	65	110	65	-	-	-	-	-	-	-	-	-	-
	1.5	74	43	73	43	73	43	89	59	-	-	-	-	-	-	•	-
	1.0	0	0	0	0	0	0	16	16	32	32	-	-	-	-	-	-
DQ, DM	0.9	-	-	-3	-5	-3	-5	13	11	29	27	45	43	-	-	-	-
Slew rate	0.8	-	-	-	-	-8	-13	8	3	24	19	40	35	56	55	-	-
V/ns	0.7	-	-	-	-	-	-	2	-6	18	10	34	26	50	46	66	78
	0.6	-	-	-	-	-	-	-	-	10	-3	26	13	42	33	58	65
	0.5	-	-	-	-	-	-	-	-	-	-	4	-4	20	16	36	48
	0.4	-	-	-	-	-	-	-	-	-	-	-	-	-7	2	17	34

[Table 53] Required time $t_{\mbox{\scriptsize VAC}}$ above $\mbox{\scriptsize V}_{\mbox{\scriptsize IH}}(\mbox{AC})$ {below $\mbox{\scriptsize V}_{\mbox{\scriptsize IL}}(\mbox{AC})}$ for valid transition

Slew Rate [V/ns]	t _{VAC} @	220mV [ps]
	min	max
> 2.0	175	-
2.0	170	-
1.5	167	-
1.0	163	-
0.9	162	-
0.8	161	-
0.7	159	-
0.6	155	-
0.5	150	-
< 0.5	150	-



NOTE:

1) Cell contents shaded in red are defined as 'not supported'.




Figure 20. Illustration of nominal slew rate and t_{VAC} for setup time t_{DS} for DQ with respect to strobe






Figure 21. Illustration of nominal slew rate for hold time t_{DH} for DQ with respect to strobe






Figure 22. Illustration of tangent line for setup time t_{DS} for DQ with respect to strobe






Figure 23. Illustration of tangent line for hold time $t_{\mbox{\scriptsize DH}}$ for DQ with respect to strobe



CH.B 8Gb DDP LPDDR2 SDRAM (256M x32)




LPDDR2 SDRAM SPECIFICATION 8G = 128M x 32 + 128M x 32, 2/CS, 2CKE

1.0 KEY FEATURE

- Double-data rate architecture; two data transfers per clock cycle
- Bidirectional data strobes (DQS, DQS), These are transmitted/received with data to be used in capturing data at the receiver
- Differential clock inputs (CK and CK)
- Differential data strobes (DQS and DQS)
- Commands & addresses entered on both positive and negative CK edges; data and data mask referenced to both edges of DQS
- 8 internal banks for concurrent operation
- · Data mask (DM) for write data
- Burst Length: 4 (default), 8 or 16
- · Burst Type: Sequential or Interleave
- Read & Write latency : Refer to AC Timing table
- Auto Precharge option for each burst access
- · Configurable Drive Strength
- · Auto Refresh and Self Refresh Modes
- Partial Array Self Refresh and Temperature Compensated Self Refresh
- Deep Power Down Mode
- HSUL_12 compatible inputs
- VDD1/VDD2/VDDQ/VDDCA
 - : 1.8V/1.2V/1.2V/1.2V
- · No DLL: CK to DQS is not synchronized
- Edge aligned data output, center aligned data input
- · Auto refresh duty cycle: 3.9us
- 2/CS, 2CKE

2.0 ORDERING INFORMATION

Part No.	Org.	Temperature	Max Frequency	Interface
K4P8G304EQ-*GC2	x32	Tc=-25~85°C	1066Mbps (tCK=1.875ns)	HSUL_12





3.0 LPDDR2 SDRAM ADDRESSING


[Table 1] LPDDR2 SDRAM Addressing

	Items	4Gb
	Number of Banks	8
	Bank Addresses	BA0-BA2
	t _{REFI} (us) ²⁾	3.9
x16	Row Addresses	R0-R13
"	Column Addresses ¹⁾	C0-C10
x32	Row Addresses	R0-R13
	Column Addresses ¹⁾	C0-C9

NOTE

- 1) The least-significant column address C0 is not transmitted on the CA bus, and is implied to be zero.
- 2) t_{REFI} values for all bank refresh is Tc = -25~85°C, Tc means Operating Case Temperature
- 3) Row and Column Address values on the CA bus that are not used are "don't care."

3.1 Functional Block Diagram





3.2 Input/Output Functional Description

[Table 2] Pad Definition and Description

Name	Type	Description
CK, CK	Input	Clock: CK and $\overline{\text{CK}}$ are differential clock inputs. All Double Data Rate (DDR) CA inputs are sampled on both positive and negative edge of CK. Single Data Rate (SDR) inputs, $\overline{\text{CS}}$ and CKE, are sampled at the positive Clock edge. Clock is defined as the differential pair, CK and $\overline{\text{CK}}$. The positive Clock edge is defined by the cross point of a rising CK and a falling $\overline{\text{CK}}$. The negative Clock edge is defined by the cross point of a falling CK and a rising $\overline{\text{CK}}$.
CKE0, CKE1	Input	Clock Enable: CKE HIGH activates and CKE LOW deactivates internal clock signals and therefore device input buffers and output drivers. Power savings modes are entered and exited through CKE transitions. CKE is considered part of the command code. See Command truth table for command code descriptions. CKE is sampled at the positive Clock edge.
CS0, CS1	Input	Chip Select: $\overline{\text{CS}}$ is considered part of the command code. See Command truth table for command code descriptions. $\overline{\text{CS}}$ is sampled at the positive Clock edge.
CA0 - CA9	Input	DDR Command/Address Inputs: Uni-directional command/address bus inputs. CA is considered part of the command code. See Command truth table for command code descriptions.
DQ0 - DQ15 (x16) DQ0 - DQ31 (x32)	I/O	Data Inputs/Outputs: Bi-directional data bus
DQS0 - DQS1 DQS0 - DQS1 (x16) DQS0 - DQS3 DQS0 - DQS3 (x32)	I/O	Data Strobes (Bi-directional, Differential): The data strobe is bi-directional (used for read and write data) and Differential (DQS and DQS). It is output with read data and input with write data. DQS is edge-aligned to read data and centered with write data. For x16, DQS0 and DQS0 correspond to the data on DQ0 - DQ7, DQS1 and DQS1 to the data on DQ8 - DQ15. For x32, DQS0 and DQS0 correspond to the data on DQ0 - DQ7, DQS1 and DQS1 to the data on DQ8 - DQ15, DQS2 and DQS2 to the data on DQ16 - DQ23, DQS3 and DQS3 to the data on DQ24 - DQ31.
DM0 - DM1 (x16) DM0 - DM3 (x32)	Input	Input Data Mask: DM is the input mask signal for write data. Input data is masked when DM is sampled HIGH coincident with that input data during a Write access. DM is sampled on both edges of DQS. Although DM is for input only, the DM loading shall match the DQ and DQS (or DQS). DM0 is the input data mask signal for the data on DQ0-7. For x16 and x32 devices, DM1 is the input data mask signal for the data on DQ8-15. For x32 device, DM2 is the input data mask signal for the data on DQ16-23 and DM3 is the input data mask signal for the data on DQ24-31.
V_{DD1}	Supply	Core Power Supply 1: Core power supply.
V_{DD2}	Supply	Core Power Supply 2: Core power supply.
V_{DDCA}	Supply	Input Receiver Power Supply: Power supply for CA0-9, CKE, $\overline{\text{CS}}$, CK, and $\overline{\text{CK}}$ input buffers.
V_{DDQ}	Supply	I/O Power Supply: Power supply for Data input/output buffers.
V _{Ref} (CA)	Supply	Reference Voltage for CA Command and Control Input Receiver: Reference voltage for all CA0-9, CKE, $\overline{\text{CS}}$, CK, and $\overline{\text{CK}}$ input buffers.
V _{Ref} (DQ)	Supply	Reference Voltage for DQ Input Receiver: Reference voltage for all Data input buffers.
V _{SS}	Supply	Ground
V _{SSCA}	Supply	Ground for Input Receivers
$V_{\rm SSQ}$	Supply	I/O Ground
ZQ	I/O	Reference Pin for Output Drive Strength Calibration

NOTE :

1) Data includes DQ and DM.



4.0 FUNCTIONAL DESCRIPTION

This device contains the following number of bits:

4Gb has 4,294,967,296 bits

All LPDDR2 devices use a double data rate architecture on the Command/Address (CA) bus to reduce the number of input pins in the system. The 10-bit CA bus contains command, address, and Bank/Row Buffer information. Each command uses one clock cycle, during which command information is transferred on both the positive and negative edge of the clock.

LPDDR2 uses a double data rate architecture on the DQ pins to achieve high speed operation. The double data rate architecture is essentially a 4n prefetch architecture with an interface designed to transfer two data bits per DQ every clock cycle at the I/O pins. A single read or write access for the LPDDR2 effectively consists of a single 4n-bit wide, one clock cycle data transfer at the internal SDRAM core and four corresponding n-bit wide, one-half-clock-cycle data transfers at the I/O pins.

Read and write accesses to the LPDDR2 are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence.

For LPDDR2 devices, accesses begin with the registration of an Activate command, which is then followed by a Read or Write command. The address and BA bits registered coincident with the Activate command are used to select the row and the Bank to be accessed. The address bits registered coincident with the Read or Write command are used to select the Bank and the starting column location for the burst access.

Prior to normal operation, the LPDDR2 must be initialized. The following section provides detailed information covering device initialization, register definition, command description and device operation.



4.1 Simplified LPDDR2 Bus Interface State Diagram

The simplified LPDDR2 bus interface state diagram provides a simplified illustration of allowed state transitions and the related commands to control them. For a complete definition of the device behavior, the information provided by the state diagram should be integrated with the truth tables and timing specification.

The truth tables provide complementary information to the state diagram, they clarify the device behavior and the applied restrictions when considering the actual state of all the banks.

For the command definition, see datasheet of [Command Definition & Timing Diagram].




Figure 1. LPDDR2: Simplified Bus Interface State Diagram

NOTE:

1) For LPDDR2-SDRAM in the Idle state, all banks are precharged.



4.2 Mode Register Definition

4.2.1 Mode Register Assignment and Definition in LPDDR2 SDRAM

[Table 3]Mode Register Assignment in LPDDR2 SDRAM (Common part) shows the 16 common mode registers for LPDDR2 SDRAM. [Table 4]Mode Register Assignment in LPDDR2 SDRAM (SDRAM part) shows only LPDDR2 SDRAM mode registers and [Table 5]Mode Register Assignment in LPDDR2 SDRAM (NVM Part) shows only LPDDR2 NVM mode registers. Additionally [Table 6]Mode Register Assignment in LPDDR2 SDRAM (DQ Calibration and Reset Command) shows RFU mode registers and Reset Command.

Each register is denoted as "R" if it can be read but not written, "W" if it can be written but not read, and "R/W" if it can be read and written.

Mode Register Read command shall be used to read a register. Mode Register Write command shall be used to write a register.

[Table 3] Mode Register Assignment in LPDDR2 SDRAM (Common part)

	MA	ignment in LPDDR2 SDR	,	. ,								
MR#	<7:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
0	00 _H	Device Info.	R	(RFU)			RZ	<u>Z</u> QI	(RFU)	DI	DAI	
1	01 _H	Device Feature 1	W	n	WR (for AF	P)	WC	BT	BL			
2	02 _H	Device Feature 2	W		(RF	=U)			RL 8	k WL		
3	03 _H	I/O Config-1	W		(RF	=U)			DS			
4	04 _H	Refresh Rate	R	TUF		(RI	=U)		R	efresh Rat	te	
5	05 _H	Basic Config-1	R			LP	DDR2 Ma	nufacturer	· ID			
6	06 _H	Basic Config-2	R				Revisi	on ID1				
7	07 _H	Basic Config-3	R				Revisi	on ID2				
8	08 _H	Basic Config-4	R	I/O v	I/O width Density						ре	
9	09 _H	Test Mode	W	Vendor-Specific Test Mode								
10	0A _H	IO Calibration	W	Calibration Code								
11:15	0B _H ~0F _H	(reserved)			(RFU)							

[Table 4] Mode Register Assignment in LPDDR2 SDRAM (SDRAM part)

MR#	MA <7:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0		
16	10 _H	PASR_Bank	W	Bank Mask									
17	11 _H	PASR_Seg	W		Segment Mask (SDRAM only)								
18-19	12 _H -13 _H	(Reserved)			(RFU)								





[Table 5] Mode Register Assignment in LPDDR2 SDRAM (NVM Part)

MR#	MA <7:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
20:31	14 _H ~1F _H	(Do Not Use)									

[Table 6] Mode Register Assignment in LPDDR2 SDRAM (DQ Calibration and Reset Command)

MR#	MA <7:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
32	20 _H	DQ Calibration Pattern A	R	See "DQ Calibration" on Operations & Timing Diagram.							
33:39	21 _H ~27 _H	(Do Not Use)									
40	28 _H	DQ Calibration Pattern B	R		See "D	Q Calibrat	ion" on Op	erations 8	Timing D	iagram.	
41:47	29 _H ~2F _H	(Do Not Use)									
48:62	30 _H ~3E _H	(Reserved)		(RFU)							
63	3F _H	Reset	W)	×			
64:126	40 _H ~7E _H	(Reserved)					(RI	=U)			
127	7F _H	(Do Not Use)									
128:190	80 _H ∼BE _H	(Reserved for Vendor Use)					(RI	=U)			
191	BF _H	(Do Not Use)									
192:254	C0 _H ~FE _H	(Reserved for Vendor Use)		(RFU)							
255	FF _H	(Do Not Use)									

The following notes apply to Table 3 Mode Register Assignment in LPDDR2 SDRAM (Common part), Table 4 Mode Register Assignment in LPDDR2 SDRAM (SDRAM part), Table 5 Mode Register Assignment in LPDDR2 SDRAM (NVM Part), and Table 6 Mode Register Assignment in LPDDR2 SDRAM (DQ Calibration and Reset Command):

- 1) RFU bits shall be set to '0' during Mode Register writes.
 2) RFU bits shall be read as '0' during Mode Register reads.
 3) All Mode Registers that are specified as RFU or write-only shall return undefined data when read and DQS, DQS shall be toggled.
 4) All Mode Registers that are specified as RFU shall not be written.
 5) Writes to read-only registers shall have no impact on the functionality of the device.



MR0_Device Information (MA<7:0> = 00_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
(RFU)		RZ	ZQI	(RFU)	DI	DAI	

DAI (Device Auto-Initialization Status)	Read-only	OP0	0 _B : DAI complete 1 _B : DAI still in progress
DI (Device Information)	Read-only	OP1	0 _B : SDRAM 1 _B : Do Not Use
RZQI (Built in Self Test for RZQ Information) 1)	Read-only	OP4:OP3	 00_B: RZQ self test not supported 01_B: ZQ-pin may connect to VDDCA or float 10_B: ZQ-pin may short to GND 11_B: ZQ-pin self test completed, no error condition detected (ZQ-pin may not connect to VDDCA or float nor short to GND)

NOTE:

- 1) RZQI, if supported, will be set upon completion of the MRW ZQ Initialization Calibration command.
- 2) If ZQ is connected to VDDCA to set default calibration, OP[4:3] shall be set to 01. If ZQ is not connected to VDDCA, either OP[4:3] = 01 or OP[4:3] = 10 might indicate a ZQpin assembly error. It is recommended that the assembly error is corrected.
- 3) In the case of possible assembly error (either OP[4:3]=01 or OP[4:3]=10 per Note 2), the LPDDR2 device will default to factory trim settings for RON, and will ignore ZQ cal-
- ibration commands. In either case, the system may not function as intended.
 4) In the case of the ZQ self-test returning a value of 11b, this result indicates that the device has detected a resistor connection to the ZQ pin. However, this result cannot be used to validate the ZQ resistor value or that the ZQ resistor tolerance meets the specified limits (i.e 240-ohm +/- 1%).

MR1_Device Feature 1 (MA<7:0> = 01_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
n	WR (for AF	?)	WC	ВТ		BL	

BL	Write-only	OP<2:0>	010 _B : BL4 (default) 011 _B : BL8 100 _B : BL16 All others: Reserved
BT ¹⁾	Write-only	OP<3>	0 _B : Sequential (default) 1 _B : Interleaved (allowed for SDRAM only)
WC	Write-only	OP<4>	0 _B : Wrap (default) 1 _B : No wrap (allowed for SDRAM BL4 only)
nWR ²⁾	Write-only	OP<7:5>	001 _B : nWR=3 (default) 010 _B : nWR=4 011 _B : nWR=5 100 _B : nWR=6 101 _B : nWR=7 110 _B : nWR=8 All others: Reserved

NOTE:

1) BL 16, interleaved is not an official combination to be supported.
2) Programmed value in nWR register is the number of clock cycles which determines when to start internal precharge operation for a write burst with AP enabled. It is determined by RU(tWR/tCK).



[Table 7] Burst Sequence by BL, BT, and WC

00	00	04	C0	wc	ВТ	D.				Bu	rst Cy	cle N	umbe	r and	Burst	Addr	ess S	equen	ice			
C3	C2	C1	CU	WC	ВІ	BL	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
Х	Х	0 B	0 B	wrap	any		0	1	2	3												
Х	Х	1 _B	0 B	wiap	ally	4	2	3	0	1												
Х	Х	Х	0 B	nw	any		у	y+1	y+2	y+3												
Х	0 B	0 B	0 B				0	1	2	3	4	5	6	7								
Х	0 _B	1 _B	0 _B				2	3	4	5	6	7	0	1								
Х	1 _B	0 B	0 _B		seq		4	5	6	7	0	1	2	3								
Х	1 _B	1 _B	0 _B	an			6	7	0	1	2	3	4	5								
Х	0 B	0 B	0 _B	wrap		8	0	1	2	3	4	5	6	7								
Х	0 _B	1 _B	0 _B		int		2	3	0	1	6	7	4	5								
Х	1 _B	0 B	0 _B		IIIL		4	5	6	7	0	1	2	3								
Х	1 _B	1 _B	0 _B				6	7	4	5	2	3	0	1								
Х	Х	Х	0 _B	nw	any								illeg	al (no	t allov	ved)						
0 _B	0 B	0 B	0 B				0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
0 _B	0 B	1 _B	0 B				2	3	4	5	6	7	8	9	Α	В	С	D	Е	F	0	1
0 _B	1 _B	0 B	0 B				4	5	6	7	8	9	Α	В	С	D	Е	F	0	1	2	3
0 _B	1 _B	1 _B	0 B		000		6	7	8	9	Α	В	С	D	Е	F	0	1	2	3	4	5
1 _B	0 B	0 B	0 B	wrap	seq	16	8	9	Α	В	С	D	Е	F	0	1	2	3	4	5	6	7
1 _B	0 B	1 _B	0 B			10	Α	В	С	D	Е	F	0	1	2	3	4	5	6	7	8	9
1 _B	1 _B	0 B	0 B				С	D	Е	F	0	1	2	3	4	5	6	7	8	9	Α	В
1 _B	1 _B	1 _B	0 _B				Е	F	0	1	2	3	4	5	6	7	8	9	Α	В	С	D
Х	Х	Х	0 B		int		illegal (not allowed)															
Х	Х	Х	0 B	nw	any								illeg	al (no	t allov	ved)						

NOTE:

- 1) C0 input is not present on CA bus. It is implied zero.
 2) For BL=4, the burst address represents C1 C0.
 3) For BL=8, the burst address represents C2 C0.

[Table 8] LPDDR2 Non Wrap Restrictions

[rable of 2: BBR2 Non Wap Received	,								
4Gb									
Not across full page boundary									
x16 7FE, 7FF, 000, 001									
x32	3FE, 3FF, 000, 001								
Not across sub	page boundary								
x16 3FE, 3FF, 400, 401									
x32	None								

NOTE:

1) Non-wrap BL=4 data-orders shown above are prohibited.



⁴⁾ For BL=16, the burst address represents C3 - C0.
5) For no-wrap (nw), BL4, the burst shall not cross the page boundary and shall not cross sub-page boundary. The variable y may start at any address with C0 equal to 0 and may not start at any address in Table 8 below for the respective density and bus width combinations.

MR2_Device Feature 2 (MA<7:0> = 02_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
	(RI	=U)			RL 8	k WL	

DI 9 MI	Write only	OD <2:0>	0001 _B : RL3 / WL1(default) 0010 _B : RL4 / WL2 0011 _B : RL5 / WL2
RL & WL	Write-only	OP<3:0>	0010 _B : RL4 / WL2
			0101 _B : RL7 / WL4 0110 _B : RL8 / WL4 All others: Reserved

MR3_I/O Configuration 1 (MA<7:0> = 03_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
	(RF	-U)			D	S	

DS Write-only OP<3:0> 010 011 011 011	000 _B : Reserved 001 _B : 34.3-ohm typical 010 _B : 40-ohm typical (default) 011 _B : 48-ohm typical 100 _B : 60-ohm typical 101 _B : Reserved for 68.6-ohm typical 111 _B : 80-ohm typical 111 _B : 120-ohm typical II others: Reserved
---------------------------------------	---



MR4_Device Temperature (MA<7:0> = 04_H)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
TUF		(RI	=U)		SDRA	AM Refresh	Rate

SDRAM Refresh Rate	Read-only	OP<2:0>	000 _B : SDRAM Low temperature operating limit exceeded 001 _B : 4x t _{REFI} , 4x t _{REFIpb} , 4x t _{REFW} 010 _B : 2x t _{REFI} , 2x t _{REFIpb} , 2x t _{REFW} 011 _B : 1x t _{REFI} , 1x t _{REFIpb} , 1x t _{REFW} (<=85'C) 100 _B : Reserved 101 _B : 0.25x t _{REFI} , 0.25x t _{REFIpb} , 0.25x t _{REFW} , do not de-rate SDRAM AC timing 110 _B : 0.25x t _{REFI} , 0.25x t _{REFIpb} , 0.25x t _{REFW} , de-rate SDRAM AC timing 111 _B : SDRAM High temperature operating limit exceeded
Temperature Update Flag (TUF)	Read-only	OP<7>	0_B: OP<2:0> value has not changed since last read of MR4.1_B: OP<2:0> value has changed since last read of MR4.

- NOTE:
 1) A Mode Register Read from MR4 will reset OP7 to '0'.
- 2) OP7 is reset to '0' at power-up. OP[2:0] bits are undefined after power-up.
- 3) If OP2 equals '1', the device temperature is greater than 85°C.
 4) OP7 is set to '1' if OP2:OP0 has changed at any time since the last read of MR4.
- 5) LPDDR2 might not operate properly when $OP[2:0] = 000_B$ or 111_B
- 6) For specified operating temperature range and maximum operating temperature refer to Input Leakage Current Table.
- 7) LPDDR2 devices shall be de-rated by adding 1.875 ns to the following core timing parameters: tRCD, tRCD, tRCD, tRCP, and tRRD. tDQSCK shall be de-rated according to the tDQSCK de-rating in Table 47 LPDDR2 AC Timing Table. Prevailing clock frequency spec and related setup and hold timings shall remain unchanged.
- 8) See "Temperature Sensor" on [Command Definition & Timing Diagram] for information on the recommended frequency of reading MR4.

MR5_Basic Configuration 1 (MA<7:0> = 05_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
		LF	PDDR2 Ma	nufacturer l	ID		

			0000 0000 _B : Reserved
			0000 0001 _B : Samsung
			0000 0010_B : Do Not Use
			0000 0011_B : Do Not Use
			0000 0100 _B : Do Not Use
			0000 0101_B : Do Not Use
			0000 0110_B : Do Not Use
			0000 0111_B : Do Not Use
LPDDR2 Manufacturer ID	Read-only	OP<7:0>	0000 1000_B : Do Not Use
LFDDR2 Mandiacturer ID	Reau-only	OF \7.02	0000 1001_B : Do Not Use
			0000 1010_B : Reserved
			0000 1011_B : Do Not Use
			0000 1100_B : Do Not Use
			0000 1101_B : Do Not Use
			0000 1110_B : Do Not Use
			1111 1110 _B : Do Not Use
			1111 1111 _B : Do Not Use
			All others : Reserved



MR6_Basic Configuration 2 (MA<7:0> = 06_H):

	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
I				Revisi	on ID1			

Revision ID1	Read-only	OP<7:0>	00010001 _B : Q-version

MR7_Basic Configuration 3 (MA<7:0> = 07_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
			Revisi	on ID2			

Revision ID2	Read-only	OP<7:0>	00000000_B: A-version

MR8_Basic Configuration 4 (MA<7:0> = 08_H):

I	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
	I/O v	vidth		Der	nsity		Ту	ре

Туре	Read-only	OP<1:0>	00 _B : SDRAM 01 _B : Reserved 10 _B : Do Not Use 11 _B : Reserved
Density	Read-only	OP<5:2>	0000 _B : 64Mb 0001 _B : 128Mb 0010 _B : 256Mb 0011 _B : 512Mb 0100 _B : 1Gb 0101 _B : 2Gb 0110 _B : 4Gb 0111 _B : 8Gb 1000 _B : 16Gb 1001 _B : 32Gb all others: reserved
I/O width	Read-only	OP<7:6>	00 _B : x32 01 _B : x16 10 _B : x8 11 _B : Do Not Use

MR9_Test Mode (MA<7:0> = 09_H):

	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
I			Ve	ndor-speci	fic Test Mo	de		



¹⁾ MR6 is vendor specific.

NOTE:
1) MR7 is vendor specific.

MR10_Calibration (MA<7:0> = $0A_H$):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
			Calibrati	on Code			

Calibration Code	Write-only	OP<7:0>	0xFF: Calibration command after initialization 0xAB: Long calibration 0x56: Short calibration 0xC3: ZQ Reset others: Reserved
------------------	------------	---------	---

NOTE:

- Host processor shall not write MR10 with "Reserved" values.
 LPDDR2 devices shall ignore calibration command when a "Reserved" value is written into MR10.
- 3) See AC timing table for the calibration latency.
 4) If ZQ is connected to V_{SSCA} through R_{ZQ}, either the ZQ calibration function (see "Mode Register Write ZQ Calibration Command" on [Command Definition & Timing Diagram]) or default calibration (through the ZQreset command) is supported. If ZQ is connected to V_{DDCA}, the device operates with default calibration, and ZQ calibration commands are ignored. In both cases, the ZQ connection shall not change after power is applied to the device.
- 5) LPDDR2 devices that do not support calibration shall ignore the ZQ Calibration command.
- 6) Optionally, the MRW ZQ Initialization Calibration command will update MR0 to indicate RZQ pin connection.

$MR_{11:15}(Reserved) (MA<7:0> = 0B_{H}-0F_{H}):$

$MR_16_PASR_Bank Mask (MA<7:0> = 010_H):$

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
		Ban	k Mask (4-l	Bank or 8-E	Bank)		

SDRAM:

Bank <7:0> Mask ¹⁾	Write-only	OP<7:0>	0 _B : refresh enable to the bank (=unmasked, default) 1 _B : refresh blocked (=masked)
-------------------------------	------------	---------	---

NOTE:

1) For 4 bank SDRAM, only OP<3:0> are used.

OP	Bank Mask	4 Bank	8 Bank
0	XXXXXXX1	Bank 0	Bank 0
1	XXXXXX1X	Bank 1	Bank 1
2	XXXXX1XX	Bank 2	Bank 2
3	XXXX1XXX	Bank 3	Bank 3
4	XXX1XXXX	-	Bank 4
5	XX1XXXXX	-	Bank 5
6	X1XXXXXX	-	Bank 6
7	1XXXXXXX	-	Bank 7



MR17_PASR_Segment Mask (MA<7:0> = 011_H): 1Gb ~ 8Gb S4 SDRAM only

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
			Segme	nt Mask			

Segment <7:0> Mask	Write-only	OP<7:0>	0 _B : refresh enable to the segment (=unmasked, default) 1 _B : refresh blocked (=masked)
--------------------	------------	---------	--

			1Gb	2Gb/4Gb	8Gb	
Segment	ОР	Segment Mask	R12:10	R13:11	R14:12	
0	0	XXXXXXX1		000 _B		
1	1	XXXXXX1X		001 _B		
2	2	XXXXX1XX	010 _B			
3	3	XXXX1XXX		011 _B		
4	4	XXX1XXXX		100 _B		
5	5	XX1XXXXX	101 _B			
6	6	X1XXXXXX	110 _B			
7	7	1XXXXXXX	111 _B			

NOTE:

MR18-19_(Reserved) (MA<7:0> = $012_{H} - 013_{H}$):

 $MR20-31_{O} (Do Not Use) (MA<7:0> = 14_{H}-1F_{H}):$

MR32_DQ Calibration Pattern A (MA<7:0>=20_H):

Reads to MR32 return DQ Calibration Pattern "A". See "DQ Calibration" on Operations & Timing Diagram.

MR33:39_(Do Not Use) (MA<7:0> = 21_{H} - 27_{H}):

MR40_DQ Calibration Pattern B (MA<7:0>=28_H):

Reads to MR40 return DQ Calibration Pattern "B". See "DQ Calibration" on Operations & Timing Diagram.

MR41:47_(Do Not Use) (MA<7:0> = 29_{H} - $2F_{H}$):

MR48:62_(Reserved) (MA<7:0> = 30_{H} -3E_H):

MR63_Reset (MA<7:0> = $3F_H$): MRW only

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
			>	<			

NOTE:

1) For additional information on MRW RESET see "Mode Register Write Command" on [Command Definition & Timing Diagram]

MR64:126_(Reserved) (MA<7:0> = 40_{H} -7E_H):

MR127_(Do Not Use) (MA<7:0> = $7F_H$):

MR128:190_(Reserved for Vendor Use) (MA<7:0> = 80_H -BE_H):

MR191_(Do Not Use) (MA<7:0> = BF_H):

MR192:254_(Reserved for Vendor Use) (MA<7:0> = $C0_H$ -FE_H):

MR255:(Do Not Use) (MA<7:0> = FF_H):



¹⁾ This table indicates the range of row addresses in each masked segment. X is do not care for a particular segment.

5.0 TRUTH TABLES 5.1 Truth Tables

Operation or timing that is not specified is illegal, and after such an event, in order to guarantee proper operation, the LPDDR2 device must be powered down and then restarted through the specified initialization sequence before normal operation can continue.

[Table 9] Command truth table

	SDR (Command F	Pins					DDR C	A pins (10)				
SDRAM	СК	E	_											СК
Command	CK(n-1)	CK(n)	<u>cs</u>	CA0	CA1	CA2	CA3	CA4	CA5	CA6	CA7	CA8	CA9	EDGE
			L	L	L	L	L	MA0	MA1	MA2	МАЗ	MA4	MA5	
MRW	Н	Н	х	MA6	MA7	OP0	OP1	OP2	OP3	OP4	OP5	OP6	OP7	7_
MDD	и	ш	L	L	L	L	н	MA0	MA1	MA2	MA3	MA4	MA5	
MRR	Н	Н	х	MA6	MA7					x				T
Refresh	Н	н	L	L	L	Н	L			>	(
(per bank) ¹¹⁾		"	х						х					¬ <u>L</u>
Refresh	н	н	L	L	L	н	Н			>	(
(all bank)		''	х						Х					₹
Enter	Н	L	L	L	L	н				Х				
Self Refresh	Х	_	Х						Х					□
Activate	н	н	L	L	Н	R8/a15	R9/a16	R10/a17	R11/a18	R12/a19	BA0	BA1	BA2	
(bank)			х	R0/a5	R1/a6	R2/a7	R3/a8	R4/a9	R5/a10	R6/a11	R7/a12	R13/a13	R14/a14	7_
Write	н	н	L	Н	L	L	RFU	RFU	C1	C2	BA0	BA1	BA2	
(bank)			х	AP ^{3),4)}	C3	C4	C5	C6	C7	C8	C9	C10	C11	T
Read	Н	н	L	Н	L	Н	RFU	RFU	C1	C2	BA0	BA1	BA2	
(bank)	"	"	Х	AP ^{3),4)}	C3	C4	C5	C6	C7	C8	С9	C10	C11	T
Precharge	н	н	L	Н	Н	L	Н	AB/a30	X/a31	/a32	BA0	BA1	BA2	
(pre bank, all bank)	"	"	Х	X/a20	X/a21	X/a22	X/a23	X/a24	X/a25	X/a26	X/a27	X/a28	X/a29	T
BST	н	н	L	Н	Н	L	L			>	(
501		''	х						Х					<u> </u>
Enter	Н	L	L	Н	Н	L				Х				
Deep Power Down	Х	_	Х						Х					→
NOP	н	н	L	Н	Н	н				Х				
			Х						Х					₹
Maintain PD, SREF, DPD	L	L	L	Н	Н	н				Х				
(NOP)	_	_	Х						Х					→
NOP	н	н	н						Х					
	-		х						Х					<u>+</u>
Maintain PD, SREF, DPD	L	L	н						Х					
(NOP)			х						Х					<u>+</u>
Enter	н	L	Н						Х					
Power Down	Х		х						Х					<u>+</u>
Exit	L	н	Н						Х					
PD, SREF, DPD	Х		х						X					_



K3PE7E00QM-BGC2

LPDDR2 SDRAM

- 1) All LPDDR2 commands are defined by states of CS, CA0, CA1, CA2, CA3, and CKE at the rising edge of the clock.

- 1) All EPDDR2 SDRAM, Bank addresses BA0, BA1, BA2 (BA) determine which bank is to be operated upon.

 3) AP is significant only to SDRAM.

 4) AP "high" during a READ or WRITE command indicates that an auto-precharge will occur to the bank associated with the READ or WRITE command.

 5) "X" means "H or L (but a defined logic level)"

 6) Self refresh exit and Deep Power Down exit are asynchronous.

- 7) V_{Ref} must be between 0 and VDDQ during Self Refresh and Deep Power Down operation.
- 8) CAxr refers to command/address bit "x" on the rising edge of clock.
 9) CAxf refers to command/address bit "x" on the falling edge of clock.
- 10) CS and CKE are sampled at the rising edge of clock.
- 11) Per Bank Refresh is only allowed in devices with 8 banks.
- 12) The least-significant column address C0 is not transmitted on the CA bus, and is implied to be zero.
- 13) AB "high" during Precharge command indicates that all bank Precharge will occur. In this case, Bank Address is do-not-care.



5.2 LPDDR2-SDRAM Truth Tables

The truth tables provide complementary information to the state diagram, they clarify the device behavior and the applied restrictions when considering the actual state of all the Banks.

[Table 10] LPDDR2 : CKE Table

Device Current State ³⁾	CKE _{n-1} 1)	CKE _n 1)	CS ²⁾	Command n ⁴⁾	Operation n ⁴⁾	Device Next State	Notes
Active	L	L	Х	Х	Maintain Active Power Down	Active Power Down	
Power Down	L	Н	Н	NOP	Exit Active Power Down	Active	6, 9
	L	L	Х	Х	Maintain Idle Power Down	Idle Power Down	
Idle Power Down	L	Н	Н	NOP	Exit Idle Power Down	Idle	6, 9
Resetting	L	L	×	х	Maintain Resetting Power Down	Resetting Power Down	
Power Down	L	Н	Н	NOP	Exit Resetting Power Down	Idle or Resetting	6, 9, 12
L L X X Deep Power Down		Maintain Deep Power Down	Deep Power Down				
	L	Н	Н	NOP	Exit Deep Power Down	Power On	8
Self Refresh	L	L	Х	Х	Maintain Self Refresh	Self Refresh	
Sell Reliesii	L	Н	Н	NOP	Exit Self Refresh	Idle	7, 10
Bank(s) Active	Н	L	Н	NOP	Enter Active Power Down	Active Power Down	
	Н	L	Н	NOP	Enter Idle Power Down	Idle Power Down	
All Banks Idle	Н	L	L	Enter Self-Refresh	Enter Self Refresh	Self Refresh	
	Н	L	L	Deep Power Down	Enter Deep Power Down	Deep Power Down	
Resetting	Н	L	Н	NOP	Enter Resetting Power Down	Resetting Power Down	
	Н	Н		Refer to the Co	mmand Truth Table		

- 1) " $\underline{\mathsf{CKE}}_{\mathsf{n}}$ " is the logic state $\underline{\mathsf{of}}$ CKE at clock rising edge n; " $\mathsf{CKE}_{\mathsf{n-1}}$ " was the state of CKE at the previous clock edge.
- 2) " $\overline{\text{CS}}$ " is the logic state of $\overline{\text{CS}}$ at the clock rising edge n;
- 3) "Current state" is the state of the LPDDR2 device immediately prior to clock edge n.
- 4) "Command n" is the command registered at clock edge N, and "Operation n" is a result of "Command n".
- 5) All states and sequences not shown are illegal or reserved unless explicitly described elsewhere in this document.
- 6) Power Down exit time (t_{XP}) should elapse before a command other than NOP is issued.
- 7) Self-Refresh exit time (t_{XSR}) should elapse before a command other than NOP is issued.
- 8) The Deep Power-Down exit procedure must be followed as discussed in the Deep Power-Down section of the Functional Description. 9) The clock must toggle at least twice during the t_{XP} period.
- 10) The clock must toggle at least twice during the t_{XSR} time.
- 11) 'X' means 'Don't care'.
- 12) Upon exiting Resetting Power Down, the device will return to the Idle state if tINIT5 has expired.



[Table 11] Current State Bank n - Command to Bank n

Current State	Command	Operation	Next State	NOTES
Any	NOP	Continue previous operation	Current State	
	ACTIVATE	Select and activate row	Active	
	Refresh (Per Bank)	Begin to refresh	Refreshing (Per Bank)	6
	Refresh (All Bank)	Begin to refresh	Refreshing(All Bank)	7
Idle	MRW	Load value to Mode Register	MR Writing	7
Tale	MRR	Read value from Mode Register	Idle MR Reading	
	Reset	Begin Device Auto-Initialization	Resetting	7, 8
	Precharge	Deactivate row in bank or banks	Precharging	9, 15
	Read	Select column, and start read burst	Reading	
Daw	Write	Select column, and start write burst	Writing	
Row Active	MRR	Read value from Mode Register	Active MR Reading	
	Precharge	Deactivate row in bank or banks	Precharging	9
	Read	Select column, and start new read burst	Reading	10, 11
Reading	Write	Select column, and start write burst	Writing	10, 11, 12
	BST	Read burst terminate	Active	13
	Write	Select column, and start new write burst	Writing	10, 11
Writing	Read	Select column, and start read burst	Reading	10, 11, 14
	BST	Write burst terminate	Active	13
Power On	Reset	Begin Device Auto-Initialization	Resetting	7, 9
Resetting	MRR	Read value from Mode Register	Resetting MR Reading	

- 1) The table applies when both CKEn-1 and CKEn are HIGH, and after t_{XSR} or t_{XP} has been met if the previous state was Power Down.
- 2) All states and sequences not shown are illegal or reserved.
- 3) Current State Definitions
- Idle: The bank or banks have been precharged, and tRP has been met.
- Active: A row in the bank has been activated, and tRCD has been met. No data bursts / accesses and no register accesses are in progress.
 Reading: A Read burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.
- Writing: A Write burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.
- 4) The following states must not be interrupted by a command issued to the same bank. NOP commands or allowable commands to the other bank should be issued on any clock edge occurring during these states. Allowable commands to the other banks are determined by its current state and | | Table 2|PinPad Definition and Description, and according to [Table 1]LPDDR2 SDRAM Addressing.
- Precharging: starts with the registration of a Precharge command and ends when tRP is met. Once tRP is met, the bank will be in the idle state.
- Row Activating: starts with registration of an Activate command and ends when tRCD is met. Once tRCD is met, the bank will be in the 'Active' state.
- Read with AP Enabled: starts with the registration of the Read command with Auto Precharge enabled and ends when tRP has been met. Once tRP has been met, the bank will be in the idle state.
- Write with AP Enabled: starts with registration of a Write command with Auto Precharge enabled and ends when tRP has been met. Once tRP is met, the bank will be in the idle state
- 5) The following states must not be interrupted by any executable command; NOP commands must be applied to each positive clock edge during these states.
- Refreshing (Per Bank): starts with registration of an Refresh (Per Bank) command and ends when tRFCpb is met. Once tRFCpb is met, the bank will be in an 'idle' state.
- Refreshing (All Bank): starts with registration of an Refresh (All Bank) command and ends when tRFCab is met. Once tRFCab is met, the device will be in an 'all banks idle' state.
- Idle MR Reading: starts with the registration of a MRR command and ends when tMRR has been met. Once tMRR has been met, the bank will be in the Idle state.
- Resetting MR Reading: starts with the registration of a MRR command and ends when tMRR has been met. Once tMRR has been met, the bank will be in the Resetting state.
- Active MR Reading: starts with the registration of a MRR command and ends when tMRR has been met. Once tMRR has been met, the bank will be in the Active state.
- MR Writing: starts with the registration of a MRW command and ends when tMRW has been met. Once tMRW has been met, the bank will be in the Idle state.
- Precharging All: starts with the registration of a Precharge-All command and ends when tRP is met. Once tRP is met, the bank will be in the idle state.
- 6) Bank-specific; requires that the bank is idle and no bursts are in progress.
- 7) Not bank-specific; requires that all banks are idle and no bursts are in progress.
- 8) Not bank-specific reset command is achieved through Mode Register Write command.
 9) This command may or may not be bank specific. If all banks are being precharged, they must be in a valid state for precharging.
- 10) A command other than NOP should not be issued to the same bank while a Read or Write burst with Auto Precharge is enabled.
- 11) The new Read or Write command could be Auto Precharge enabled or Auto Precharge disabled.
- 12) A Write command may be applied after the completion of the Read burst; otherwise, a BST must be used to end the Read prior to asserting a Write command.

 13) Not bank-specific. Burst Terminate (BST) command affects the most recent read/write burst started by the most recent Read/Write command, regardless of bank.
- 14) A Read command may be applied after the completion of the Write burst; otherwise, a BST must be used to end the Write prior to asserting a Read command.
- 15) If a Precharge command is issued to a bank in the Idle state, tRP shall still apply.



[Table 12] Current State Bank n - Command to Bank m

Current State of Bank n	Command for Bank m	Operation	Next State for Bank m	NOTES
Any	NOP	Continue previous operation	Current State of Bank m	
Idle	Any	Any command allowed to Bank m	-	18
	Activate	Select and activate row in Bank m	Active	7
	Read	Select column, and start read burst from Bank m	Reading	8
David Aationation o	Write	Select column, and start write burst to Bank m	Writing	8
Row Activating, Active, or	Precharge	Deactivate row in bank or banks	Precharging	9
Precharging	MRR	Read value from Mode Register	Idle MR Reading or Active MR Reading	10, 11, 13
	BST	Read or Write burst terminate an ongoing Read/Write from/to Bank m	Active	18
	Read	Select column, and start read burst from Bank m	Reading	8
Reading	Write	Select column, and start write burst to Bank m	Writing	8, 14
(Autoprecharge dis- abled)	Activate	Select and activate row in Bank m	Active	
,	Precharge	Deactivate row in bank or banks	Precharging	9
	Read	Select column, and start read burst from Bank m	Reading	8, 16
Writing	Write	Select column, and start write burst to Bank m	Writing	8
(Autoprecharge dis- abled)	Activate	Select and activate row in Bank m	Active	
,	Precharge	Deactivate row in bank or banks	Precharging	9
	Read	Select column, and start read burst from Bank m	Reading	8, 15
Reading with	Write	Select column, and start write burst to Bank m	Writing	8, 14, 15
Autoprecharge	Activate	Select and activate row in Bank m	Active	
	Precharge	Deactivate row in bank or banks	Precharging	9
	Read	Select column, and start read burst from Bank m	Reading	8, 15, 16
Writing with	Write	Select column, and start write burst to Bank m	Writing	8, 15
Autoprecharge	Activate	Select and activate row in Bank m	Active	
	Precharge	Deactivate row in bank or banks	Precharging	9
Power On	Reset	Begin Device Auto-Initialization	Resetting	12, 17
Resetting	MRR	Read value from Mode Register	Resetting MR Reading	

- 1) The table applies when both CKEn-1 and CKEn are HIGH, and after t_{XSR} or t_{XP} has been met if the previous state was Self Refresh or Power Down.
- 2) All states and sequences not shown are illegal or reserved.
- 3) Current State Definitions:
- Idle: the bank has been precharged, and tRP has been met.
- Active: a row in the bank has been activated, and tRCD has been met. No data bursts/accesses and no register accesses are in progress.
- Reading: a Read burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.
- Writing: a Write burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.
- 4) Refresh, Self-Refresh, and Mode Register Write commands may only be issued when all bank are idle.
- 5) A Burst Terminate (BST) command cannot be issued to another bank; it applies to the bank represented by the current state only.
- 6) The following states must not be interrupted by any executable command; NOP commands must be applied during each clock cycle while in these states:

 Idle MR Reading: starts with the registration of a MRR command and ends when t_{MRR} has been met. Once t_{MRR} has been met, the bank will be in the Idle state.
- Resetting MR Reading: starts with the registration of a MRR command and ends when t_{MRR} has been met. Once t_{MRR} has been met, the bank will be in the Resetting state.
- Active MR Reading: starts with the registration of a MRR command and ends when t_{MRR} has been met. Once t_{MRR} has been met, the bank will be in the Active state.
- MR Writing: starts with the registration of a MRW command and ends when t_{MRW} has been met. Once t_{MRW} has been met, the bank will be in the Idle state.
- 7) t_{RRD} must be met between Activate command to Bank n and a subsequent Activate command to Bank m.
- 8) Reads or Writes listed in the Command column include Reads and Writes with Auto Precharge enabled and Reads and Writes with Auto Precharge disabled.
- 9) This command may or may not be bank specific. If all banks are being precharged, they must be in a valid state for precharging. 10) MRR is allowed during the Row Activating state (Row Activating starts with registration of an Activate command and ends when t_{RCD} is met.)
- 11) MRR is allowed during the Precharging state. (Precharging starts with registration of a Precharge command and ends when t_{RP} is met.
- 12) Not bank-specific; requires that all banks are idle and no bursts are in progress.

 13) The next state for Bank m depends on the current state of Bank m (Idle, Row Activating, Precharging, or Active). The reader shall note that the state may be in transition when a MRR is issued. Therefore, if Bank m is in the Row Activating state and Precharging, the next state may be Active and Precharge dependent upon tagen and tage respectively
- 14) A Write command may be applied after the completion of the Read burst, otherwise a BST must be issued to end the Read prior to asserting a Write command.
- 15) Read with Auto Precharge enabled or a Write with Auto Precharge enabled may be followed by any valid command to other banks provided that the timing restrictions in Precharge & Auto Precharge clarification on Timing spec are followed.
- 16) A Read command may be applied after the completion of the Write burst; otherwise, a BST must be issued to end the Write prior to asserting a Read command.
- 17) Reset command is achieved through Mode Register Write command. 18) BST is allowed only if a Read or Write burst is ongoing.



5.3 Data mask truth table

Table 13 DM truth table provides the data mask truth table.

[Table 13] DM truth table

Name (Functional)	DM	DQs	Note
Write enable	L	Valid	1
Write inhibit	Н	X	1

NOTE -



¹⁾ Used to mask write data, provided coincident with the corresponding data.

6.0 ABSOLUTE MAXIMUM DC RATINGS

Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

[Table 14] Absolute Maximum DC Ratings

Parameter	Symbol	Min	Max	Units	Notes
VDD1 supply voltage relative to VSS	VDD1	-0.4	2.3	V	2
VDD2 supply voltage relative to VSS	VDD2	-0.4	1.6	V	2
VDDCA supply voltage relative to VSSCA	VDDCA	-0.4	1.6	V	2,4
VDDQ supply voltage relative to VSSQ	VDDQ	-0.4	1.6	V	2,3
Voltage on any ball relative to VSS	VIN, VOUT	-0.4	1.6	V	
Storage Temperature	T _{STG}	-55	125	°C	5

- 2) See "Power-Ramp" section in "Power-up, Initialization, and Power-Off" on [Command Definition & Timing Diagram] for relationships between power supplies.
- 3) $V_{RefDQ} \le 0.6 \text{ x VDDQ}$; however, V_{RefDQ} may be $\ge VDDQ$ provided that $V_{RefDQ} \le 300 \text{mV}$.
- 4) $V_{RefCA} \le 0.6 \text{ x VDDCA}$; however, V_{RefCA} may be $\ge VDDCA$ provided that $V_{RefCA} \le 300 \text{mV}$
- 5) Storage Temperature is the case surface temperature on the center/top side of the LPDDR2 device. For the measurement conditions, please refer to JESD51-2 standard.



¹⁾ Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability

7.0 AC & DC OPERATING CONDITIONS

Operation or timing that is not specified is illegal, and after such an event, in order to guarantee proper operation, the LPDDR2 Device must be powered down and then restarted through the specialized initialization sequence before normal operation can continue.

7.1 Recommended DC Operating Conditions

[Table 15] Recommended LPDDR2 DC Operating Conditions

Symbol		LPDDR2		DRAM	Unit
Symbol	Min	Тур	Max	DRAW	Oilit
VDD1	1.70	1.80	1.95	Core Power1	V
VDD2	1.14	1.20	1.3	Core Power2	V
VDDCA	1.14	1.20	1.3	Input Buffer Power	V
VDDQ	1.14	1.20	1.3	I/O Buffer Power	V

NOTE .

7.2 Input Leakage Current

[Table 16] Input Leakage Current

Parameter/Condition	Symbol	Min	Max	Unit	Notes
Input Leakage current For CA, CKE, \overline{CS} , CK, \overline{CK} Any input $0V \le VIN \le VDDCA$ (All other pins not under test = $0V$)	lι	-4	4	uA	2
V _{Ref} supply leakage current V _{RefDQ} = VDDQ/2 or V _{RefCA} = VDDCA/2 (All other pins not under test = 0V)	I _{VREF}	-2	2	uA	1

NOTE:

7.3 Operating Temperature Range

[Table 17] Operating Temperature Range

Parameter/Condition	Symbol	Min	Max	Unit
Standard	T _{OPER}	-25	85	°C

NOTE:

1) Operating Temperature is the case surface temperature on the center/top side of the LPDDR2 device. For the measurement conditions, please refer to JESD51-2 standard. 2) Either the device case temperature rating or the temperature sensor (See "Temperature Sensor" on [Command Definition & Timing Diagram]) may be used to set an appropriate refresh rate(SDRAM), determine the need for AC timing de-rating(SDRAM) and/or monitor the operating temperature. When using the temperature sensor, the actual device case temperature may be higher than the TOPER rating that applies for the Standard or Extended Temperature Ranges. For example, TCASE may be above 85°C when the temperature sensor indicates a temperature of less than 85°C.



¹⁾ VDD1 uses significantly less power than VDD2

¹⁾ The minimum limit requirement is for testing purposes. The leakage current on V_{RefDQ} and V_{RefDQ} pins should be minimal.

²⁾ Although DM is for input only, the DM leakage shall match the DQ and DQS/DQS output leakage specification.

8.0 AC AND DC INPUT MEASUREMENT LEVELS

8.1 AC and DC Logic Input Levels for Single-Ended Signals

8.1.1 AC and DC Input Levels for Single-Ended CA and $\overline{\text{CS}}$ Signals

[Table 18] Single-Ended AC and DC Input Levels for CA and $\overline{\text{CS}}$ inputs

Comple at	Parameter.	LPDDR	1124	Notes	
Symbol Parameter	Min	Max	Unit		
V _{IHCA} (AC)	AC input logic high	Vref + 0.220	Note 2	V	1, 2
V _{ILCA} (AC)	AC input logic low	Note 2	Vref - 0.220	V	1, 2
V _{IHCA} (DC)	DC input logic high	Vref + 0.130	VDDCA	V	1
V _{ILCA} (DC)	DC input logic low	VSSCA	Vref - 0.130	V	1
V _{RefCA} (DC)	Reference Voltage for CA and CS inputs	0.49 * VDDCA	0.51 * VDDCA	V	3, 4

NOTE:

- 1) For CA and $\overline{\text{CS}}$ input only pins. $V_{\text{Ref}} = V_{\text{RefCA}}(\text{DC})$.
- 2) See Overshoot and Undershoot Specifications on page 118.
- 3) The ac peak noise on V_{RefCA} may not allow V_{RefCA} to deviate from V_{RefCA}(DC) by more than +/-1% VDDCA (for reference: approx. +/- 12 mV).

8.2 AC and DC Input Levels for CKE

[Table 19] Single-Ended AC and DC Input Levels for CKE

Symbol	Parameter	Min	Max	Unit	Notes
V _{IHCKE}	CKE Input High Level	0.8 * VDDCA	Note 1	V	1
V _{ILCKE}	CKE Input Low Level	Note 1	0.2 * VDDCA	V	1

NOTE:

8.2.1 AC and DC Input Levels for Single-Ended Data Signals

[Table 20] Single-Ended AC and DC Input Levels for DQ and DM $\,$

Symbol	Parameter	LPDDR	Unit	Notes	
T diameter	Min	Max	Onic		
V _{IHDQ} (AC)	AC input logic high	Vref + 0.220	Note 2	V	1, 2
V _{ILDQ} (AC)	AC input logic low	Note 2	Vref - 0.220	V	1, 2
V _{IHDQ} (DC)	DC input logic high	Vref + 0.130	VDDQ	V	1
V _{ILDQ} (DC)	DC input logic low	VSSQ	Vref - 0.130	V	1
V _{RefDQ} (DC)	Reference Voltage for DQ, DM inputs	0.49 * VDDQ	0.51 * VDDQ	V	3, 4



⁴⁾ For reference: approx. VDDCA/2 +/- 12 mV.

¹⁾ See Overshoot and Undershoot Specifications on page 118.

¹⁾For DQ input only pins. Vref = $V_{RefDQ}(DC)$.

²⁾See Overshoot and Undershoot Specifications on page 118.

³⁾The ac peak noise on V_{RefDQ} may not allow V_{RefDQ} to deviate from V_{RefDQ}(DC) by more than +/-1% VDDQ (for reference: approx. +/ - 12 mV).

⁴⁾For reference: approx. VDDQ/2 +/- 12 mV.

8.3 Vref Tolerances

The dc-tolerance limits and ac-noise limits for the reference voltages V_{RefCA} and V_{RefDQ} are illustrated in Figure 2 Illustration of VRef(DC) tolerance and VRef ac-noise limits. It shows a valid reference voltage $V_{Ref}(t)$ as a function of time. (V_{Ref} stands for V_{RefCA} and V_{RefDQ} likewise). VDD stands for VDDCA for V_{RefCA} and VDDQ for V_{RefDQ} . $V_{Ref}(DC)$ is the linear average of $V_{Ref}(t)$ over a very long period of time (e.g. 1 sec) and is specified as a fraction of the linear average of VDDQ or VDDCA also over a very long period of time (e.g. 1 sec). This average has to meet the min/max requirements in Table 18, Single-Ended AC and DC Input Levels for CA and CS inputs. Furthermore $V_{Ref}(t)$ may temporarily deviate from $V_{Ref}(DC)$ by no more than +/- 1% VDD. Vref(t) cannot track noise on VDDQ or VDDCA if this would send Vref outside these specifications.




Figure 2. Illustration of $V_{\mbox{Ref}}(\mbox{DC})$ tolerance and $V_{\mbox{Ref}}$ ac-noise limits

The voltage levels for setup and hold time measurements $V_{IH}(AC)$, $V_{IH}(DC)$, $V_{IL}(AC)$ and $V_{IL}(DC)$ are dependent on V_{Ref} . " V_{Ref} " shall be understood as $V_{Ref}(DC)$, as defined in Figure 2 Illustration of $V_{Ref}(DC)$ tolerance and $V_{Ref}(DC)$

This clarifies that dc-variations of V_{Ref} affect the absolute voltage a signal has to reach to achieve a valid high or low level and therefore the time to which setup and hold is measured. Devices will function correctly with appropriate timing deratings with V_{Ref} outside these specified levels so long as V_{Ref} is maintained between 0.44 x V_{DDQ} (or V_{DDCA}) and 0.56 x V_{DDQ} (or V_{DDCA}) and so long as the controller achieves the required single-ended AC and DC input levels from instantaneous V_{Ref} (see Table 18, Single-Ended AC and DC Input Levels for CA and CS inputs Table 20, Single-Ended AC and DC Input Levels for DQ and DM) Therefore, System timing and voltage budgets need to account for V_{Ref} deviations outside if this range.

This also clarifies that the LPDDR2 setup/hold specification and derating values need to include time and voltage associated with V_{Ref} ac-noise. Timing and voltage effects due to ac-noise on V_{Ref} up to the specified limit (+/-1% of VDD) are included in LPDDR2 timings and their associated deratings.



8.4 Input Signal




Figure 3. LPDDR2-1066 Input Signal

NOTE:

- 1) Numbers reflect nominal values
- 2) For CA0-9, CK, $\overline{\text{CK}}$, and $\overline{\text{CS}}$, VDD stands for VDDCA. For DQ, DM, DQS, and $\overline{\text{DQS}}$, VDD stands for VDDQ.
- 3) For CA0-9, CK, $\overline{\text{CK}}$, and $\overline{\text{CS}}$, VSS stands for VSSCA. For DQ, DM, DQS, and $\overline{\text{DQS}}$, VSS stands for VSSQ



8.5 AC and DC Logic Input Levels for Differential Signals

8.5.1 Differential signal definition




Figure 4. Definition of differential ac-swing and "time above ac-level" $t_{\mbox{\scriptsize DVAC}}$

8.5.2 Differential swing requirements for clock (CK - $\overline{\text{CK}}$) and strobe (DQS - $\overline{\text{DQS}}$)

[Table 21] Differential AC and DC Input Levels

Symbol Parameter		LPDDR	Unit	Notes		
Symbol	raiametei	Min Max		Oilit	Notes	
V _{IHdiff} (DC)	Differential input high	2 x (V _{IH} (dc) - Vref)	Note 3	V	1	
V _{ILdiff} (DC)	Differential input low	Note 3 2 x (V _{IL} (dc) - Vref)		V	1	
V _{IHdiff} (AC)	Differential input high ac	2 x (V _{IH} (ac) - Vref)	Note 3	V	2	
V _{ILdiff} (AC)	Differential input low ac	Note 3 2 x (V _{IL} (ac) - Vref)		V	2	

NOTE



¹⁾Used to define a differential signal slew-rate. For CK use $V_{IH}/V_{IL}(DC)$ of CA and VRefCA; for DQS- \overline{DQS} , use VIH/VIL(DC) of DQs and VRefDQ; if a reduced dc-high or dc-low level is used for a signal group, then the reduced level applies also here.

²⁾For CK - \overline{CK} use $V_{IH}/V_{IL}(AC)$ of CA and V_{RefCA} ; for DQS - \overline{DQS} , use $V_{IH}/V_{IL}(AC)$ of DQs and V_{RefDQ} ; if a reduced ac-high or ac-low level is used for a signal group, then the reduced level applies also here.

³⁾ These values are not defined, however the single-ended signals CK, \overline{CK} , DQS, and \overline{DQS} need to be within the respective limits (V_{IH}(DC) max, V_{IL}(DC)min) for single-ended signals as well <u>as</u> the limitations for overshoot and undershoot. Refer to Figure 10.0vershoot and Undershoot Definition.
4) For CK and \overline{CK} , Vref = V_{RefCA}(DC). For DQS and \overline{DQS} , Vref = V_{RefDQ}(DC).

[Table 22] Allowed time before ringback (tDVAC) for CK - $\overline{\text{CK}}$ and DQS - $\overline{\text{DQS}}$

Slew Rate [V/ns]	tDVAC [ps] @ V _{IH} /Ldiff(AC) = 440mV	tDVAC [ps] @ V _{IH} /Ldiff(AC) = 600mV
	min	min
> 4.0	175	75
4.0	170	57
3.0	167	50
2.0	163	38
1.8	162	34
1.6	161	29
1.4	159	22
1.2	155	13
1.0	150	0
< 1.0	150	0



8.5.3 Single-ended requirements for differential signals

Each individual component of a differential signal (CK, DQS, \overline{CK} , or \overline{DQS}) has also to comply with certain requirements for single-ended signals. CK and \overline{CK} shall meet $V_{SEH}(AC)$ min / $V_{SEL}(AC)$ max in every half-cycle.

DQS, \overline{DQS} shall meet $V_{SEH}(AC)$ min / $V_{SEL}(AC)$ max in every half-cycle preceding and following a valid transition.

Note that the applicable ac-levels for CA and DQ's are different per speed-bin.




Figure 5. Single-ended requirement for differential signals.

Note that while CA and DQ signal requirements are with respect to Vref, the single-ended components of differential signals have a requirement with respect to VDDQ/2 for DQS, \overline{DQS} and VDDCA/2 for CK, \overline{CK} ; this is nominally the same. The transition of single-ended signals through the ac-levels is used to measure setup time. For single-ended components of differential signals the requirement to reach $V_{SEL}(AC)$ max, $V_{SEH}(AC)$ min has no bearing on timing, but adds a restriction on the common mode characteristics of these signals.

The single ended requirements for CK, $\overline{\text{CK}}$, DQS and $\overline{\text{DQS}}$ are found in Table 18, Single-Ended AC and DC Input Levels for CA and CS inputs and Table 20, Single-Ended AC and DC Input Levels for DQ and DM, respectively.

[Table 23] Single-ended levels for CK, DQS, $\overline{\text{CK}}$, $\overline{\text{DQS}}$

	_ ,	LPDDR	1114		
Symbol	Parameter	Min	Max	Unit	Notes
V _{SEH}	Single-ended high-level for strobes	(VDDQ/2)+0.220	Note 3	V	1, 2
(AC)	Single-ended high-level for CK, $\overline{\text{CK}}$	(VDDCA/2)+0.220	Note 3	V	1, 2
V _{SEL}	Single-ended low-level for strobes	Note 3	(VDDQ/2)-0.220	V	1, 2
(AC)	Single-ended low-level for CK, CK	Note 3	(VDDCA/2)-0.220	V	1, 2

NOTE :

- 1) For CK, $\overline{\text{CK}}$ use $V_{\text{SEH}}/V_{\text{SEL}}(\text{AC})$ of CA; for strobes (DQS0, $\overline{\text{DQS0}}$, DQS1, $\overline{\text{DQS1}}$, DQS2, $\overline{\text{DQS2}}$, DQS3, $\overline{\text{DQS3}}$) use $V_{\text{IH}}/V_{\text{IL}}(\text{AC})$ of DQs.
- 2) $V_{IH}(AC)/V_{IL}(AC)$ for DQs is based on V_{RefDQ} ; $V_{SEH}(AC)/V_{SEL}(AC)$ for CA is based on V_{RefCA} ; if a reduced ac-high or ac-low level is used for a signal group, then the reduced level applies also here
- 3) These values are not defined, however the single-ended signals CK, \overline{CK} , DQS0, $\overline{DQS0}$, DQS1, $\overline{DQS1}$, DQS2, $\overline{DQS2}$, DQS3, $\overline{DQS3}$ need to be within the respective limits (V_{IH}(DC) max, V_{IL}(DC)min) for single-ended signals as well as the limitations for overshoot and undershoot. Refer to "Overshoot and Undershoot Specifications"



8.6 Differential Input Cross Point Voltage

To guarantee tight setup and hold times as well as output skew parameters with respect to clock and strobe, each cross point voltage of differential input signals (CK, $\overline{\text{CK}}$ and DQS, $\overline{\text{DQS}}$) must meet the requirements in Table 23 Single-ended levels for CK, DQS, CK, DQS. The differential input cross point voltage V_{IX} is measured from the actual cross point of true and complement signals to the mid-level between of VDD and VSS.




Figure 6. Vix Definition

[Table 24] Cross point voltage for differential input signals (CK, DQS)

Symbol	Parameter	LPDDR	Unit	Notes	
Symbol	Farameter	Min	Max	Unit	Notes
V _{IXCA}	Differential Input Cross Point Voltage relative to VDDCA/2 for CK, CK	- 120	120	mV	1,2
V _{IXDQ}	Differential Input Cross Point Voltage relative to VDDQ/2 for DQS, DQS	- 120	120	mV	1,2

1)The typical value of VIX(AC) is expected to be about 0.5 × VDD of the transmitting device, and VIX(AC) is expected to track variations in VDD. VIX(AC) indicates the voltage at which differential input signals must cross.
2) For CK and \overline{CK} , Vref = V_{RefCA}(DC). For DQS and \overline{DQS} , Vref = V_{RefDQ}(DC).



8.7 Slew Rate Definitions for Single-Ended Input Signals

See CA and CS Setup, Hold and Derating on page 142. for single-ended slew rate definitions for address and command signals. See Data Setup, Hold and Slew Rate Derating on page 148.for single-ended slew rate definitions for data signals.

8.8 Slew Rate Definitions for Differential Input Signals

Input slew rate for differential signals (CK, $\overline{\text{CK}}$ and DQS, $\overline{\text{DQS}}$) are defined and measured as shown in Table 25 and Figure 7 Differential Input Slew Rate Definition for DQS, DQS and CK, CK.

[Table 25] Differential Input Slew Rate Definition

Description	Measured		Defined by
Description	from	to	Defined by
Differential input slew rate for rising edge (CK - $\overline{\text{CK}}$ and DQS - $\overline{\text{DQS}}$).	V _{ILdiffmax}	V _{IHdiffmin}	[V _{IHdiffmin -} V _{ILdiffmax}] / DeltaTRdiff
Differential input slew rate for falling edge (CK - $\overline{\text{CK}}$ and DQS - $\overline{\text{DQS}}$).	V _{IHdiffmin}	V _{ILdiffmax}	[V _{IHdiffmin} - V _{ILdiffmax}] / DeltaTFdiff

NOTE .

1) The differential signal (i.e. $CK - \overline{CK}$ and $DQS - \overline{DQS}$) must be linear between these thresholds.




Figure 7. Differential Input Slew Rate Definition for DQS, $\overline{\text{DQS}}$ and CK, $\overline{\text{CK}}$



9.0 AC AND DC OUTPUT MEASUREMENT LEVELS

9.1 Single Ended AC and DC Output Levels

Table 26 shows the output levels used for measurements of single ended signals.

[Table 26] Single-ended AC and DC Output Levels

Symbol	Parameter		LPDDR2-1066	Unit	Notes
V _{OH} (DC)	DC output high measurement level (for IV curve linearity)		0.9 x V _{DDQ}	V	1
V _{OL} (DC)	DC output low measurement level (for IV curve linearity)		0.1 x V _{DDQ}	V	2
V _{OH} (AC)	AC output high measurement level (for output slew rate)		V _{Ref} DQ+ 0.12	V	
V _{OL} (AC)	AC output low measurement level (for output slew rate)		V _{Ref} DQ- 0.12	V	
lo ₇	$I_{OZ} \qquad \begin{array}{l} \text{Output Leakage current (DQ, DM, DQS, } \overline{DQS}) \\ \text{(DQ, DQS, } \overline{DQS} \text{ are disabled; } \text{0V} \leq \text{VOUT} \leq \text{VDDQ} \end{array}$		-10	uA	
.02			10	uA	
MM _{PUPD} Delta RON between pull-up and pull-down for DQ/DM		Min	-15	%	
	Botta Not between pull-up and pull-down for beginning	Max	15	%	

NOTE:

1) IOH = -0.1mA. 2) IOL = 0.1mA.

9.2 Differential AC and DC Output Levels

Table 27 shows the output levels used for measurements of differential signals (DQS, \overline{DQS}).

[Table 27] Differential AC and DC Output Levels

Symbol	Parameter	LPDDR2-1066	Unit	Notes
V _{OHdiff} (AC)	AC differential output high measurement level (for output SR)	+ 0.20 x V _{DDQ}	V	
V _{OLdiff} (AC)	AC differential output low measurement level (for output SR)	- 0.20 x V _{DDQ}	V	

NOTE

1) IOH = -0.1mA.

2) IOL = 0.1mA.



9.3 Single Ended Output Slew Rate

With the reference load for timing measurements, output slew rate for falling and rising edges is defined and measured between $V_{OL}(AC)$ and $V_{OH}(AC)$ for single ended signals as shown in Table 28 and Figure 8.

[Table 28] Single-ended Output Slew Rate Definition

Description	Measured		Defined by
Bescription	from to		Definied by
Single-ended output slew rate for rising edge	V _{OL} (AC)	V _{OH} (AC)	[V _{OH} (AC) ₋ V _{OL} (AC)] / DeltaTRse
Single-ended output slew rate for falling edge	V _{OH} (AC)	V _{OL} (AC)	[V _{OH} (AC) ₋ V _{OL} (AC)] / DeltaTFse

NOTE:

¹⁾ Output slew rate is verified by design and characterization, and may not be subject to production test.




Figure 8. Single Ended Output Slew Rate Definition

[Table 29] Output Slew Rate (single-ended)

Parameter	Symbol	LPDDR2-1066		Units
raidilletei	Symbol	Min	Max	Offics
Single-ended Output Slew Rate (RON = 40Ω +/- 30%)	SRQse	1.5	3.5	V/ns
Single-ended Output Slew Rate (RON = 60Ω +/- 30%)	SRQse	1.0	2.5	V/ns
Output slew-rate matching Ratio (Pull-up to Pull-down)		0.7	1.4	

Description:

SR: Slew Rate

Q: Query Output (like in DQ, which stands for Data-in, Query-Output)

se: Single-ended Signals

NOTE

1) Measured with output reference load.

- 2) The ratio of pull-up to pull-down slew rate is specified for the same temperature and voltage, over the entire temperature and voltage range. For a given output, it represents the maximum difference between pull-up and pull-down drivers due to process variation.
- 3) The output slew rate for falling and rising edges is defined and measured between VOL(AC) and VOH(AC).
- 4) Slew rates are measured under normal SSO conditions, with 1/2 of DQ signals per data byte driving logic-high and 1/2 of DQ signals per data byte driving logic high and 1/2 of DQ signals per data byte driving logic high and 1/2 o



9.4 Differential Output Slew Rate

With the reference load for timing measurements, output slew rate for falling and rising edges is defined and measured between VOLdiff(AC) and VOHdiff(AC) for differential signals as shown in Table 30 and Figure 9 Differential Output Slew Rate Definition.

[Table 30] Differential Output Slew Rate Definition

Description	Measured		Defined by
Bescription	from to		Definited by
Differential output slew rate for rising edge	V _{OLdiff} (AC)	V _{OHdiff} (AC)	[V _{OHdiff} (AC) ₋ V _{OLdiff} (AC)] / DeltaTRdiff
Differential output slew rate for falling edge	V _{OHdiff} (AC)	V _{OLdiff} (AC)	[V _{OHdiff} (AC) ₋ V _{OLdiff} (AC)] / DeltaTFdiff

NOTE:

¹⁾ Output slew rate is verified by design and characterization, and may not be subject to production test.




Figure 9. Differential Output Slew Rate Definition

[Table 31] Differential Output Slew Rate

Parameter	Symbol	LPDDR2-1066		Units
i arameter	Cymbol	Min	Max	Office
Differential Output Slew Rate (RON = 40Ω +/- 30%)	SRQdiff	3.0	7.0	V/ns
Differential Output Slew Rate (RON = 60Ω +/- 30%)	SRQdiff	2.0	5.0	V/ns

Description:

SR: Slew Rate

Q: Query Output (like in DQ, which stands for Data-in, Query-Output)

diff: Differential Signals

NOTE:

- 2) The output slew rate for falling and rising edges is defined and measured between VOL(AC) and VOH(AC).
 3) Slew rates are measured under normal SSO conditions, with 1/2 of DQ signals per data byte driving logic-high and 1/2 of DQ signals per data byte driving logic-low.



9.5 Overshoot and Undershoot Specifications

[Table 32] AC Overshoot/Undershoot Specification

Parameter		1066	Units
Maximum peak amplitude allowed for overshoot area. (See Figure 10 Overshoot and Undershoot Definition)	Max	0.35	V
Maximum peak amplitude allowed for undershoot area. (See Figure 10 Overshoot and Undershoot Definition)	Max	0.35	V
Maximum area above VDD. (See Figure 10 Overshoot and Undershoot Definition)	Max	0.15	V-ns
Maximum area below VSS. (See Figure 10 Overshoot and Undershoot Definition)	Max	0.15	V-ns

 $(CA0-9, \overline{CS}, CKE, CK, \overline{CK}, DQ, DQS, \overline{DQS}, DM)$

- NOTE:

 1) For CA0-9, CK, $\overline{\text{CK}}$, $\overline{\text{CS}}$, and CKE, VDD stands for VDDCA. For DQ, DM, DQS, and $\overline{\text{DQS}}$, VDD stands for VDDQ.

 2) For CA0-9, CK, $\overline{\text{CK}}$, $\overline{\text{CS}}$, and CKE, VSS stands for VSSCA. For DQ, DM, DQS, and $\overline{\text{DQS}}$, VSS stands for VSSQ.

 3) Maximum peak amplitude values are referenced from actual VDD and VSS values.

- 4) Maximum area values are referenced from maximum operating VDD and VSS values.




Figure 10. Overshoot and Undershoot Definition

- 1) For CA0-9, CK, $\overline{\text{CK}}$, $\overline{\text{CS}}$, and CKE, VDD stands for VDDCA. For DQ, DM, DQS, and $\overline{\text{DQS}}$, VDD stands for VDDQ. 2) For CA0-9, CK, $\overline{\text{CK}}$, $\overline{\text{CS}}$, and CKE, VSS stands for VSSCA. For DQ, DM, DQS, and $\overline{\text{DQS}}$, VSS stands for VSSQ.
- 3) Maximum peak amplitude values are referenced from actual VDD and VSS values.
- 4) Maximum area values are referenced from maximum operating VDD and VSS values



10.0 OUTPUT BUFFER CHARACTERISTICS

10.1 HSUL_12 Driver Output Timing Reference Load

These 'Timing Reference Loads' are not intended as a precise representation of any particular system environment or a depiction of the actual load presented by a production tester. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment. Manufacturers correlate to their production test conditions, generally one or more coaxial transmission lines terminated at the tester electronics.




Figure 11. HSUL_12 Driver Output Reference Load for Timing and Slew Rate

NOTE:

1) All output timing parameter values (like t_{DQSCK}, t_{DQSQ}, t_{QHS}, t_{HZ}, t_{RPRE} etc.) are reported with respect to this reference load. This reference load is also used to report slew rate.



11.0 RON_{PU} AND RON_{PD} RESISTOR DEFINITION

$$RONPU = \frac{(VDDQ - Vout)}{ABS(Iout)}$$

NOTE:

1)This is under the condition that $\ensuremath{\mathsf{RON}_{\mathsf{PD}}}$ is turned off.

$$RONPD = \frac{Vout}{ABS(Iout)}$$

NOTE:

1) This is under the condition that RON_{PU} is turned off.




Figure 12. Output Driver: Definition of Voltages and Currents



11.1 RON_{PIJ} and RON_{PD} Characteristics with ZQ Calibration

Output driver impedance RON is defined by the value of the external reference resistor RZQ. Nominal RZQ is 240Ω

[Table 33] Output Driver DC Electrical Characteristics with ZQ Calibration

RON _{NOM}	Resistor	Vout	Min	Nom	Max	Unit	Notes
34.3Ω	RON34PD	0.5 x VDDQ	0.85	1.00	1.15	RZQ/7	1,2,3,4
	RON34PU	0.5 x VDDQ	0.85	1.00	1.15	RZQ/7	1,2,3,4
40.0Ω	RON40PD	0.5 x VDDQ	0.85	1.00	1.15	RZQ/6	1,2,3,4
	RON40PU	0.5 x VDDQ	0.85	1.00	1.15	RZQ/6	1,2,3,4
48.0Ω	RON48PD	0.5 x VDDQ	0.85	1.00	1.15	RZQ/5	1,2,3,4
	RON48PU	0.5 x VDDQ	0.85	1.00	1.15	RZQ/5	1,2,3,4
	RON60PD	0.5 x VDDQ	0.85	1.00	1.15	RZQ/4	1,2,3,4
60.0Ω	RON60PU	0.5 x VDDQ	0.85	1.00	1.15	RZQ/4	1,2,3,4
20.00	RON80PD	0.5 x VDDQ	0.85	1.00	1.15	RZQ/3	1,2,3,4
20.00	RON80PU	0.5 x VDDQ	0.85	1.00	1.15	RZQ/3	1,2,3,4
	RON120PD	0.5 x VDDQ	0.85	1.00	1.15	RZQ/2	1,2,3,4
120.0Ω	RON120PU	0.5 x VDDQ	0.85	1.00	1.15	RZQ/2	1,2,3,4
Mismatch between pull-up and pull-down	MMPUPD		-15.00		+15.00	%	1,2,3,4,5

NOTE:

- 1) Across entire operating temperature range, after calibration.
- 2) RZQ = 240Ω .
- 3) The tolerance limits are specified after calibration with fixed voltage and temperature. For behavior of the tolerance limits if temperature or voltage changes after calibration, see following section on voltage and temperature sensitivity.
- 4) Pull-down and pull-up output driver impedances are recommended to be calibrated at 0.5 x VDDQ.
- 5) Measurement definition for mismatch between pull-up and pull-down, MMPUPD: Measure RONPU and RONPD, both at 0.5 x VDDQ:

$$MMPUPD = \frac{RONPU - RONPD}{RONNOM} \times 100$$

For example, with MMPUPD(max) = 15% and RONPD = 0.85, RONPU must be less than 1.0

11.2 Output Driver Temperature and Voltage Sensitivity

If temperature and/or voltage change after calibration, the tolerance limits widen according to the Tables shown below.

ITable 341 Output Driver Sensitivity Definition

[]					
Resistor	Vout	Min	Max	Unit	Notes
RONPD	0.5 x	OF (JDONJT LATI) (JDONJ) (LAVI)	445 - (dDONAT - IATI) - (dDONAV - IAVI)	0/	4.0
RONPU	VDDQ	85 - (dRONdT x $ \Delta T $) - (dRONdV x $ \Delta V $)	115 + (dRONdT x ΔT) + (dRONdV x ΔV)	%	1,2

NOTE:

- 1) ΔT = T-T (@ calibration), ΔV = V V (@ calibration)
- 2) dRONdT and dRONdV are not subject to production test but are verified by design and characterization.

[Table 35] Output Driver Temperature and Voltage Sensitivity

Symbol	Parameter	Min	Max	Unit	Notes
dRONdT	RON Temperature Sensitivity	0.00	0.75	% / C	
dRONdV	RON Voltage Sensitivity	0.00	0.20	% / mV	



11.3 RON_{PU} and RON_{PD} Characteristics without ZQ Calibration

Output driver impedance RON is defined by design and characterization as default setting.

[Table 36] Output Driver DC Electrical Characteristics without ZQ Calibration

RON _{NOM}	Resistor	Vout	Min	Nom	Max	Unit	Notes
34.3Ω	RON34PD	0.5 x VDDQ	24	34.3	44.6	Ω	1
	RON34PU	0.5 x VDDQ	24	34.3	44.6	Ω	1
0	RON40PD	0.5 x VDDQ	28	40	52	Ω	1
40.0Ω	RON40PU	0.5 x VDDQ	28	40	52	Ω	1
	RON48PD	0.5 x VDDQ	33.6	48	62.4	Ω	1
48.0Ω	RON48PU	0.5 x VDDQ	33.6	48	62.4	Ω	1
00.00	RON60PD	0.5 x VDDQ	42	60	78	Ω	1
60.0Ω	RON60PU	0.5 x VDDQ	42	60	78	Ω	1
20.00	RON80PD	0.5 x VDDQ	56	80	104	Ω	1
Ω 0.08	RON80PU	0.5 x VDDQ	56	80	104	Ω	1
400.00	RON120PD	0.5 x VDDQ	84	120	156	Ω	1
120.0Ω	RON120PU	0.5 x VDDQ	84	120	156	Ω	1

NOTE:



¹⁾ Across entire operating temperature range, without calibration.

11.4 RZQ I-V Curve

		$RON = 240\Omega(RZQ)$								
		Pull-D	own		Pull-	·Up				
		Current [mA] / RON [Ohms]				Current [mA] / RON [Ohms]				
Voltage[V]		t value QReset		with Calibration		default value after ZQReset		ith ration		
	Min	Max	Min	Max	Min	Max	Min	Max		
	[mA]	[mA]	[mA]	[mA]	[mA]	[mA]	[mA]	[mA]		
0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00		
0.05	0.19	0.32	0.21	0.26	-0.19	-0.32	-0.21	-0.26		
0.10	0.38	0.64	0.40	0.53	-0.38	-0.64	-0.40	-0.53		
0.15	0.56	0.94	0.60	0.78	-0.56	-0.94	-0.60	-0.78		
0.20	0.74	1.26	0.79	1.04	-0.74	-1.26	-0.79	-1.04		
0.25	0.92	1.57	0.98	1.29	-0.92	-1.57	-0.98	-1.29		
0.30	1.08	1.86	1.17	1.53	-1.08	-1.86	-1.17	-1.53		
0.35	1.25	2.17	1.35	1.79	-1.25	-2.17	-1.35	-1.79		
0.40	1.40	2.46	1.52	2.03	-1.40	-2.46	-1.52	-2.03		
0.45	1.54	2.74	1.69	2.26	-1.54	-2.74	-1.69	-2.26		
0.50	1.68	3.02	1.86	2.49	-1.68	-3.02	-1.86	-2.49		
0.55	1.81	3.30	2.02	2.72	-1.81	-3.30	-2.02	-2.72		
0.60	1.92	3.57	2.17	2.94	-1.92	-3.57	-2.17	-2.94		
0.65	2.02	3.83	2.32	3.15	-2.02	-3.83	-2.32	-3.15		
0.70	2.11	4.08	2.46	3.36	-2.11	-4.08	-2.46	-3.36		
0.75	2.19	4.31	2.58	3.55	-2.19	-4.31	-2.58	-3.55		
0.80	2.25	4.54	2.70	3.74	-2.25	-4.54	-2.70	-3.74		
0.85	2.30	4.74	2.81	3.91	-2.30	-4.74	-2.81	-3.91		
0.90	2.34	4.92	2.89	4.05	-2.34	-4.92	-2.89	-4.05		
0.95	2.37	5.08	2.97	4.23	-2.37	-5.08	-2.97	-4.23		
1.00	2.41	5.20	3.04	4.33	-2.41	-5.20	-3.04	-4.33		
1.05	2.43	5.31	3.09	4.44	-2.43	-5.31	-3.09	-4.44		
1.10	2.46	5.41	3.14	4.52	-2.46	-5.41	-3.14	-4.52		
1.15	2.48	5.48	3.19	4.59	-2.48	-5.48	-3.19	-4.59		
1.20	2.50	5.55	3.23	4.65	-2.50	-5.55	-3.23	-4.65		






Figure 13. RON = 240 Ohms IV Curve after ZQReset




Figure 14. RON = 240 Ohms IV Curve after Calibration



12.0 INPUT/OUTPUT CAPACITANCE

[Table 381 Input/output capacitance

Parameter	Symbol		LPDDR2 1066	Units	Notes
land and situate OV and OV	0014	Min	2.0	pF	1,2
Input capacitance, CK and $\overline{\text{CK}}$	CCK	Max	5.0	pF	1,2
Insult conscitones delta CV and CV	d CK CDCK	Min	0.0	pF	1,2,3
Input capacitance delta, CK and $\overline{\text{CK}}$	CDCK	Max	0.40	pF	1,2,3
Cin, all other input-only pins except $\overline{\text{CS}}$ and CKE	CIA	Min	2.0	pF	1,2,4
Ciri, all other input-only pins except C5 and CKE	E CI1	Max	5.0	pF	1,2,4
Cin, $\overline{\text{CS}}$ 0 / $\overline{\text{CS}}$ 1 and CKE0 / CKE1	CIO	Min	1.0	pF	1,2,4
Cin, CS0 / CS1 and CRE0 / CRE1	CI2	Max	3.0	pF	1,2,4
Cdelta, all other input-only pins	CDI1	Min	-1.0	pF	1,2,5
except CS and CKE	CDIT	Max	1.0	pF	1,2,5
Cdelta, $\overline{\text{CS}}$ 0 / $\overline{\text{CS}}$ 1 and CKE0 / CKE1	CDI2	Min	-1.0	pF	1,2,5,10
Cuella, CS0 / CS1 and CRE0 / CRE1	CDIZ	Max	1.0	pF	1,2,5,10
Input/output capacitance,	CIO	Min	2.5	pF	1,2,6,7
\overline{DQ} , \overline{DM} , \overline{DQS}	CIO	Max	6	pF	1,2,6,7
Input/output capacitance delta,	CDDQS	Min	0.0	pF	1,2,7,8
DQS, DQS	CDDQS	Max	0.50	pF	1,2,7,8
Input/output capacitance delta,	CDIO	Min	-1.0	pF	1,2,7,9
DQ, DM	CDIO	Max	1.0	pF	1,2,7,9
Innut/outnut conscitones 70 Din	670	Min	0.0	pF	1,2
Input/output capacitance ZQ Pin	CZQ	Max	6.0	pF	1,2

 $(\mathsf{T}_{\mathsf{OPER}}; \mathsf{V}_{\mathsf{DDQ}} = 1.14\text{-}1.3\mathsf{V}; \mathsf{V}_{\mathsf{DDCA}} = 1.14\text{-}1.3\mathsf{V}; \mathsf{V}_{\mathsf{DD1}} = 1.7\text{-}1.95\mathsf{V}, \mathsf{V}_{\mathsf{DD2}} = 1.14\text{-}1.3\mathsf{V})$

1) This parameter applies to both die and package.

3) Absolute value of CCK - CCK.
4) CI applies to CS, CKE, CA0-CA9.
5) CDI = CI - 0.5 * (CCK + CCK)



²⁾ This parameter is not subject to production test. It is verified by design and characterization. The capacitance is measured according to JEP147 (Procedure for measuring input capacitance using a vector network analyzer (VNA) with VDD1, VDD2, VDDQ, VSS, VSSCA, VSSQ applied and all other pins floating.

⁶⁾ DM loading matches DQ and DQS.

⁷⁾ MR3 I/O configuration DS OP3-OP0 = 0001B (34.3 Ohm typical)

⁸⁾ Absolute value of CDQS and CDQS.
9) CDIO = CIO - 0.5 * (CDQS + CDQS) in byte-lane.
10) CDI2 = CI2 - 0.25 * (CCK_t + CCK_c)

13.0 IDD SPECIFICATION PARAMETERS AND TEST CONDITIONS 13.1 IDD Measurement Conditions

The following definitions are used within the IDD measurement tables:

 $LOW: \ V_{IN} \leq V_{IL}(DC) \ MAX$ $HIGH: V_{IN} \geq V_{IH}(DC) \ MIN$

STABLE: Inputs are stable at a HIGH or LOW level

SWITCHING: See Table 39 and Table 40.

[Table 39] Definition of Switching for CA Input Signals

		-		Switching for	CA			
	CK (RISING) / CK (FALLING)	CK (FALLING) / CK (RISING)						
Cycle		N	N	l + 1	N	l +2	N	l+3
CS	Н	IGH	Н	IGH	Н	IGH	Н	GH
CA0	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA1	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH
CA2	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA3	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH
CA4	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA5	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH
CA6	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA7	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH
CA8	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA9	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH

NOTE:

ITable 401 Definition of Switching for IDD4R

Table 40] Definition of Switching for higher									
Clock	CKE	cs	Clock Cycle Number	Command	CA0-CA2	CA3-CA9	All DQ		
Rising	HIGH	LOW	N	Read_Rising	HLH	LHLHLHL	L		
Falling	HIGH	LOW	N	Read_Falling	LLL	LLLLLL	L		
Rising	HIGH	HIGH	N + 1	NOP	LLL	LLLLLL	Н		
Falling	HIGH	HIGH	N + 1	NOP	HLH	HLHLLHL	L		
Rising	HIGH	LOW	N + 2	Read_Rising	HLH	HLHLLHL	Н		
Falling	HIGH	LOW	N + 2	Read_Falling	LLL	ННННННН	Н		
Rising	HIGH	HIGH	N + 3	NOP	LLL	ННННННН	Н		
Falling	HIGH	HIGH	N + 3	NOP	HLH	LHLHLHL	L		

1) Data strobe (DQS) is changing between HIGH and LOW every clock cycle.

2) The above pattern (N, N+1...) is used continuously during IDD measurement for IDD4R.



¹⁾ CS must always be driven HIGH.
2) 50% of CA bus is changing between HIGH and LOW once per clock for the CA bus.
3) The above pattern (N, N+1, N+2, N+3...) is used continuously during IDD measurement for IDD values that require SWITCHING on the CA bus.

[Table 41] Definition of Switching for IDD4W

Clock	CKE	cs	Clock Cycle Number	Command	CA0-CA2	CA3-CA9	All DQ
Rising	HIGH	LOW	N	Write_Rising	HLL	LHLHLHL	L,
Falling	HIGH	LOW	N	Write_Falling	LLL	LLLLLLL	L
Rising	HIGH	HIGH	N + 1	NOP	LLL	LLLLLLL	Н
Falling	HIGH	HIGH	N + 1	NOP	HLH	HLHLLHL	L
Rising	HIGH	LOW	N + 2	Write_Rising	HLL	HLHLLHL	Н
Falling	HIGH	LOW	N + 2	Write_Falling	LLL	нннннн	Н
Rising	HIGH	HIGH	N + 3	NOP	LLL	нннннн	Н
Falling	HIGH	HIGH	N + 3	NOP	HLH	LHLHLHL	L

- 1) Data strobe (DQS) is changing between HIGH and LOW every clock cycle.
 2) Data masking (DM) must always be driven LOW.
 3) The above pattern (N, N+1...) is used continuously during IDD measurement for IDD4W.

13.2 IDD Specifications

IDD values are for the entire operating voltage range, and all of the them are for the standard range.

[Table 42] LPDDR2 IDD Specification Parameters and Operating Conditions

Parameter/Condition	Symbol	Power Supply	Units	Notes
Operating one bank active-precharge current (SDRAM) :	IDD0 ₁	VDD1	mA	3,14
CK = t _{CK(avg)min} ; t _{RC} = t _{RCmin} ;	IDD0 ₂	VDD2	mA	3,14
CKE is HIGH; CS is HIGH between valid commands; CA bus inputs are SWITCHING; Data bus inputs are STABLE	IDD0 _{IN}	VDDCA + VDDQ	mA	3,4,14
dle power-down standby current:	IDD2P ₁	VDD1	mA	3,13
$_{CK} = \mathbf{t}_{CK(avg)min};$	IDD2P ₂	VDD2	mA	3,13
CKE is LOW; CS is HIGH; All banks/RBs idle; CA bus inputs are SWITCHING; Data bus inputs are STABLE	IDD2P _{IN}	VDDCA + VDDQ	mA	3,4,13
dle power-down standby current with clock stop:	IDD2PS ₁	VDD1	mA	3,13
CK =LOW, CK =HIGH; CKE is LOW;	IDD2PS ₂	VDD2	mA	3,13
CS is HIGH; All banks/RBs idle; CA bus inputs are STABLE; Data bus inputs are STABLE	IDD2PS _{IN}	VDDCA + VDDQ	mA	3,4,13
dle non power-down standby current:	IDD2N ₁	VDD1	mA	3,14
CK = t _{CK(avg)min} ;	IDD2N ₂	VDD2	mA	3,14
CKE is HIGH; S is HIGH; All banks/RBs idle; CA bus inputs are SWITCHING; Data bus inputs are STABLE	IDD2N _{IN}	VDDCA + VDDQ	mA	3,4,14
dle non power-down standby current with clock stop:	IDD2NS ₁	VDD1	mA	3,14
CK=LOW, CK=HIGH; CKE is HIGH:	IDD2NS ₂	VDD2	mA	3,14
CALISTION, S is HIGH; All banks/RBs idle; CA bus inputs are STABLE; Data bus inputs are STABLE	IDD2NS _{IN}	VDDCA + VDDQ	mA	3,4,14



Parameter/Condition	Symbol	Power Supply	Units	Notes
Active power-down standby current:	IDD3P ₁	VDD1	mA	3,14
t _{CK} = t _{CK(avg)min} ;	IDD3P ₂	VDD2	mA	3,14
CKE is LOW; CS is HIGH; One bank/RB active; CA bus inputs are SWITCHING; Data bus inputs are STABLE	IDD3P _{IN}	VDDCA + VDDQ	mA	3,4,14
Active power-down standby current with clock stop:	IDD3PS ₁	VDD1	mA	3,14
CK=LOW, CK=HIGH;	IDD3PS ₂	VDD2	mA	3,14
CKE is LOW; CS is HIGH; One bank/RB active; CA bus inputs are STABLE; Data bus inputs are STABLE	IDD3PS _{IN}	VDDCA + VDDQ	mA	3,4,14
Active non power-down standby current:	IDD3N₁	VDD1	mA	3,14
$t_{CK} = t_{CK(avg)min};$	IDD3N ₂	VDD2	mA	3,14
CKE is HIGH; CS is HIGH; One bank/RB active; CA bus inputs are SWITCHING; Data bus inputs are STABLE	IDD3N _{IN}	VDDCA + VDDQ	mA	3,4,14
Active non power-down standby current with clock stop:	IDD3NS ₁	VDD1	mA	3,14
CK=LOW, CK=HIGH;	IDD3NS ₂	VDD2	mA	3,14
CKE is HIGH; CS is HIGH; One bank/RB active; CA bus inputs are STABLE; Data bus inputs are STABLE	IDD3NS _{IN}	VDDCA + VDDQ	mA	3,4,14
Operating burst read current:	IDD4R₁	VDD1	mA	3,14
$t_{CK} = t_{CK(avg)min}$;	IDD4R ₂	VDD2	mA	3,14
CS is HIGH between valid commands; One bank/RB active; BL = 4; RL = RLmin;	IDD4R _{IN}	VDDCA	mA	3,14
CA bus inputs are SWITCHING; 50% data change each burst transfer	IDD4R _Q	VDDQ	mA	3,6,14
Operating burst write current:	IDD4W ₁	VDD1	mA	3,14
$t_{CK} = t_{CK(avg)min};$ \overline{CS} is HIGH between valid commands;	IDD4W ₂	VDD2	mA	3,14
One bank/RB active; BL = 4; WL = WLmin; CA bus inputs are SWITCHING; 50% data change each burst transfer	IDD4W _{IN}	VDDCA + VDDQ	mA	3,4,14
All Bank Refresh Burst current:	IDD5 ₁	VDD1	mA	3,14
t_{CK} = $t_{\text{CK}(\text{avg})\text{min}}$; CKE is HIGH between valid commands;	IDD5 ₂	VDD2	mA	3,14
t _{RC} = t _{RFCabmin} ; Burst refresh; CA bus inputs are SWITCHING; Data bus inputs are STABLE;	IDD5 _{IN}	VDDCA + VDDQ	mA	3,4,14
All Bank Refresh Average current:	IDD5AB ₁	VDD1	mA	3,14
t _{CK} = t _{CK(avg)min} ;	IDD5AB ₂	VDD2	mA	3,14
CKE is HIGH between valid commands; $t_{RC} = t_{REFI};$ CA bus inputs are SWITCHING; Data bus inputs are STABLE;	IDD5AB _{IN}	VDDCA + VDDQ	mA	3,4,14
Per Bank Refresh Average current:	IDD5PB ₁	VDD1	mA	1,3,14
t_{CK} = $t_{\text{CK}(\text{avg})\text{min}}$; CKE is HIGH between valid commands;	IDD5PB ₂	VDD2	mA	1,3,14
t _{RC} = t _{REFI} /8; CA bus inputs are SWITCHING; Data bus inputs are STABLE;	IDD5PB _{IN}	VDDCA + VDDQ	mA	1,3,4,14



Parameter/Condition	Symbol	Power Supply	Units	Notes
Self refresh current (Standard Temperature Range): CK=LOW, CK=HIGH;	IDD6 ₁	VDD1	mA	2,3,8,9,10,1 3
CKE is LOW; CA bus inputs are STABLE;	IDD6 ₂	VDD2	mA	2,3,8,9,10,1 3
Data bus inputs are STABLE; Maximum 1x Self-Refresh Rate;	IDD6 _{IN}	VDDCA + VDDQ	mA	2,3,4,8,9,10 ,13
Deep Power-Down current:	IDD8 ₁	VDD1	uA	3,11, 12,13
CK=LOW, CK=HIGH; CKE is LOW:	IDD8 ₂	VDD2	uA	3,11, 12,13
CA bus inputs are STABLE; Data bus inputs are STABLE;	IDD8 _{IN}	VDDCA + VDDQ	uA	3,4,11, 12,13

- 1) Per Bank Refresh only applicable for LPDDR2 devices of 1Gb or higher densities.
 2) This is the general definition that applies to full array Self Refresh. Refer to Table 44, IDD6 Partial Array Self-Refresh Current for details of Partial Array Self Refresh IDD6 specification.
- 3) IDD values published are the maximum of the distribution of the arithmetic mean.
- 4) Measured currents are the summation of VDDQ and VDDCA.
- 5) To calculate total current consumption, the currents of all active operations must be considered.

- 6) Guaranteed by design with output load of 5pF and RON=400hm.
 7) IDD current specifications are tested after the device is properly initialized.
 8) In addition, supplier data sheets may include additional Self Refresh IDD values for temperature subranges within the Standard or Extended Temperature Ranges.
 9) 1x Self-Refresh Rate is the rate at which the LPDDR2 device is refreshed internally during Self-Refresh before going into the Extended Temperature range.
- 10) IDD6 85°C is guaranteed, IDD6 45°C is typical values.
- 11) IDD8 85°C is guaranteed, IDD8 45°C is typical values.
- 12) DPD (Deep Power Down) function is an optional feature, and it will be enabled upon request. Please contact Samsung for more information.
- 13) These specification values are under same condition of the both chips selected at the same time.
 14) These specification values are under IDD2PS condition of the other unselected chip.



13.3 IDD Spec Table

[Table 43] IDD Specification for 8Gb DDP LPDDR2

		Dawer	VDD2=1.2V		
Symbol		Power Supply	128M x32 + 128M x32	Units	
		Зирріу	1066Mbps		
	IDD0 ₁	VDD1	7.5	mA	
IDD0	IDD0 ₂	VDD2	46.1	mA	
	IDD0 _{IN}	VDDCA + VDDQ	5.1	mA	
	IDD2P ₁	VDD1	1.0	mA	
IDD2P	IDD2P ₂	VDD2	2.2	mA	
	IDD2P _{IN}	VDDCA + VDDQ	0.2	mA	
	IDD2PS ₁	VDD1	1.0	mA	
IDD2PS	IDD2PS ₂	VDD2	2.2	mA	
	IDD2PS _{IN}	VDDCA + VDDQ	0.2	mA	
	IDD2N ₁	VDD1	1.5	mA	
IDD2N	IDD2N ₂	VDD2	14.1	mA	
	IDD2N _{IN}	VDDCA + VDDQ	3.1	mA	
	IDD2NS ₁	VDD1	1.5	mA	
IDD2NS	IDD2NS ₂	VDD2	7.1	mA	
1552110	IDD2NS _{IN}	VDDCA + VDDQ	3.1	mA	
IDD3P	IDD3P ₁	VDD1	2.0	mA	
	IDD3P ₂	VDD2	5.1	mA	
	IDD3P _{IN}	VDDCA + VDDQ	0.2	mA	
	IDD3PS ₁	VDD1	2.0	mA	
IDD3PS	IDD3PS ₂	VDD2	5.1	mA	
	IDD3PS _{IN}	VDDCA + VDDQ	0.2	mA	
	IDD3N ₁	VDD1	2.5	mA	
IDD3N	IDD3N ₂	VDD2	16.1	mA	
	IDD3N _{IN}	VDDCA + VDDQ	3.1	mA	
	IDD3NS ₁	VDD1	2.5	mA	
IDD3NS	IDD3NS ₂	VDD2	8.1	mA	
	IDD3NS _{IN}	VDDCA + VDDQ	3.1	mA	
	IDD4R ₁	VDD1	2.5	mA	
IDD4R	IDD4R ₂	VDD2	151.1	mA	
אַניטוו	IDD4R _{IN}	VDDCA	3.05	mA	
	IDD4R _Q	VDDQ	140.05	mA	
	IDD4W ₁	VDD1	2.5	mA	
IDD4W	IDD4W ₂	VDD2	141.1	mA	
	IDD4W _{IN}	VDDCA + VDDQ	10.1	mA	



	Symbol		Power	VDD2=1.2V 128M x32 + 128M x32	Units
			Supply	1066Mbps	Units
	IDD5 ₁		IDD5 ₁ VDD1		mA
IDD5	IDDs	IDD5 ₂		126.1	mA
1550	IDD5	IN	VDDCA + VDDQ	3.1	mA
	IDD5A	NB ₁	VDD1	3.5	mA
IDD5AB	IDD5A	AB ₂	VDD2	14.1	mA
1550,15	IDD5A	B _{IN}	VDDCA + VDDQ	3.1	mA
	IDD5PB ₁		VDD1	3.5	mA
IDD5PB	IDD5F	PB ₂	VDD2	23.1	mA
	IDD5P	IDD5PB _{IN}		3.1	mA
	IDD6 ₁		VDD1	0.36	- mA
	10001	85°C	7 VDD1	1.8	- IIIA
IDD6	IDD6 ₂	45°C	VDD2	1.6	- mA
וטטט	10002	85°C	- VDD2	6.8	- IIIA
	IDD6 _{IN}	45°C	VDDCA +	0.04	- mA
	IDDOIN	85°C	VDDQ	0.2	- IIIA
	IDD8 ₁	45°C		20	- uA
	10001	85°C	- VDD1	40	- uA
IDD8	IDD8 ₂	45°C	VDD2	50	
אַטעו	IDD02	85°C	- VDD2	100	- uA
	IDD8 _{IN}	45°C	VDDCA +	30	- uA
	IDDOIN	85°C	VDDQ	60	- uA

NOTE:

[Table 44] IDD6 Partial Array Self-Refresh Current

	Parameter		8G	b DDP	Unit
	rai ailletei –			85°C	
		VDD1	360	1800	
	Full Array	VDD2	1600	6800	uA
		VDDCA + VDDQ	40	200	
		VDD1	320	1400	
	1/2 Array	VDD2	1120	4800	uA
IDD6 Partial Array		VDDCA + VDDQ	40	200	
Self-Refresh Current (max)	1/4 Array	VDD1	280	1200	
		VDD2	760	3600	uA
		VDDCA + VDDQ	40	200	
		VDD1	240	1100	
	1/8 Array	VDD2	600	3000	uA
		VDDCA + VDDQ	40	200	7

NOTE:



¹⁾ See Table 42, LPDDR2 IDD Specification Parameters and Operating Conditions for notes.

¹⁾ IDD6 85°C is the maximum and IDD6 45°C is typical of the distribution of the arithmetic mean.

14.0 ELECTRICAL CHARACTERISTICS AND AC TIMING

14.1 Clock Specification

The jitter specified is a random jitter meeting a Gaussian distribution. Input clocks violating the min/max values may result in malfunction of the LPDDR2 device.

14.1.1 Definition for tCK(avg) and nCK

tCK(avg) is calculated as the average clock period across any consecutive 200 cycle window, where each clock period is calculated from rising edge to rising edge.

$$tCK(avg) = \left(\sum_{j=1}^{N} tCK_{j}\right)/N$$

$$where \qquad N = 200$$

Unit 'tCK(avg)' represents the actual clock average tCK(avg) of the input clock under operation. Unit 'nCK' represents one clock cycle of the input clock, counting the actual clock edges.

tCK(avg) may change by up to +/-1% within a 100 clock cycle window, provided that all jitter and timing specs are met.

14.1.2 Definition for tCK(abs)

 $\mathbf{t}_{\text{CK}}(\text{abs})$ is defined as the absolute clock period, as measured from one rising edge to the next consecutive rising edge. $\mathbf{t}_{\text{CK}}(\text{abs})$ is not subject to production test.

14.1.3 Definition for tCH(avg) and tCL(avg)

 $\mathbf{t}_{\text{CH}}(\text{avg})$ is defined as the average high pulse width, as calculated across any consecutive 200 high pulses.

$$tCH(avg) = \left(\sum_{j=1}^{N} tCH_{j}\right) / (N \times tCK(avg))$$

$$where \qquad N = 200$$

t_{Cl} (avg) is defined as the average low pulse width, as calculated across any consecutive 200 low pulses.

$$tCL(avg) = \left(\sum_{j=1}^{N} tCL_{j}\right) / (N \times tCK(avg))$$

 $where \qquad N = 200$

14.1.4 Definition for tJIT(per)

t_{.IIT}(per) is the single period jitter defined as the largest deviation of any signal tCK from tCK(avg).

 $\mathbf{t}_{\text{JIT}}(\text{per}) = \text{Min/max of } \{tCK_i - tCK(avg) \text{ where } i = 1 \text{ to } 200\}.$

 \mathbf{t}_{JIT} (per),act is the actual clock jitter for a given system.

t_{JIT}(per),allowed is the specified allowed clock period jitter.

 $\boldsymbol{t}_{\text{JIT}}(\text{per})$ is not subject to production test.



14.1.5 Definition for tJIT(cc)

tJIT(cc) is defined as the absolute difference in clock period between two consecutive clock cycles.

 $\mathbf{t}_{\mathsf{JIT}}(\mathsf{cc}) = \mathsf{Max} \; \mathsf{of} \; |\{\mathsf{tCK}_{i+1} - \mathsf{tCK}_i\}|.$

 $\mathbf{t}_{\mathsf{JIT}}(\mathsf{cc})$ defines the cycle to cycle jitter.

 $\mathbf{t}_{\mathsf{JIT}}(\mathsf{cc})$ is not subject to production test.

14.1.6 Definition for tERR(nper)

 $\mathbf{t}_{\mathsf{ERR}}(\mathsf{nper})$ is defined as the cumulative error across n multiple consecutive cycles from tCK(avg).

 $\mathbf{t}_{\mathsf{ERR}}$ (nper),act is the actual clock jitter over n cycles for a given system.

 $\mathbf{t}_{\mathsf{ERR}}$ (nper), allowed is the specified allowed clock period jitter over n cycles.

 $\mathbf{t}_{\text{ERR}}(\text{nper})$ is not subject to production test.

$$tERR(nper) = \left(\sum_{j=i}^{i+n-1} tCK_{j}\right) - n \times tCK(avg)$$

t_{ERR}(nper),min can be calculated by the formula shown below:

$$tERR(nper)$$
, $min = (1 + 0.68LN(n)) \times tJIT(per)$, min

 $\mathbf{t}_{\mathsf{ERR}}(\mathsf{nper}),\!\mathsf{max}$ can be calculated by the formula shown below

$$tERR(nper), max = (1 + 0.68LN(n)) \times tJIT(per), max$$

Using these equations, \mathbf{t}_{ERR} (nper) tables can be generated for each \mathbf{t}_{JIT} (per),act value.



14.1.7 Definition for duty cycle jitter tJIT(duty)

 $\mathbf{t}_{\text{JIT}}(\text{duty})$ is defined with absolute and average specification of tCH / tCL.

 $tJIT(duty), min = MIN((tCH(abs), min - tCH(avg), min), (tCL(abs), min - tCL(avg), min)) \times tCK(avg)$

 $4X((tCH(abs), max - tCH(avg), max), (tCL(abs), max - tCL(avg), max)) \times tCK(avg)$

14.1.8 Definition for tCK(abs), tCH(abs) and tCL(abs)

These parameters are specified per their average values, however it is understood that the following relationship between the average timing and the absolute instantaneous timing holds at all times

[Table 45] Definition for tCK(abs), tCH(abs), and tCL(abs)

Parameter	Symbol	Min	Unit
Absolute Clock Period	t _{CK} (abs)	tCK(avg), min + tJIT(per), min	ps
Absolute Clock HIGH Pulse Width	t _{CH} (abs)	tCH(avg),min + tJIT(duty),min / tCK(avg)min	tCK(avg)
Absolute Clock LOW Pulse Width	t _{CL} (abs)	tCL(avg),min + tJIT(duty),min / tCK(avg)min	tCK(avg)

NOTE:



¹⁾ tCK(avg),min is expressed is ps for this table. 2) tJIT(duty),min is a negative value.

14.2 Period Clock Jitter

LPDDR2 devices can tolerate some clock period jitter without core timing parameter de-rating. This section describes device timing requirements in the presence of clock period jitter (tJIT(per)) in excess of the values found in Table 47, LPDDR2 AC Timing Table and how to determine cycle time de-rating and clock cycle de-rating.

14.2.1 Clock period jitter effects on core timing parameters

(tRCD, tRP, tRTP, tWR, tWRA, tWTR, tRC, tRAS, tRRD, tFAW)

Core timing parameters extend across multiple clock cycles. Period clock jitter will impact these parameters when measured in numbers of clock cycles. When the device is operated with clock jitter within the specification limits, the LPDDR2 device is characterized and verified to support tnPARAM = RU{tPARAM / tCK(avg)}.

When the device is operated with clock jitter outside specification limits, the number of clocks or tCK(avg) may need to be increased based on the values for each core timing parameter.

14.2.1.1 Cycle time de-rating for core timing parameters

For a given number of clocks (tnPARAM), for each core timing parameter, average clock period (tCK(avg)) and actual cumulative period error (tERR(tnPARAM),atl) in excess of the allowed cumulative period error (tERR(tnPARAM),allowed), the equation below calculates the amount of cycle time de-rating (in ns) required if the equation results in a positive value for a core timing parameter (tCORE).

$$CycleTimeDerating = MAX \left\{ \left(\frac{tPARAM + tERR(tnPARAM), act - tERR(tnPARAM), allowed}{tnPARAM} - tCK(avg) \right), 0 \right\}$$

A cycle time derating analysis should be conducted for each core timing parameter. The amount of cycle time derating required is the maximum of the cycle time de-ratings determined for each individual core timing parameter.

14.2.1.2 Clock Cycle de-rating for core timing parameters

For a given number of clocks (tnPARAM) for each core timing parameter, clock cycle de-rating should be specified with amount of period jitter (tJIT(per)). For a given number of clocks (tnPARAM), for each core timing parameter, average clock period (tCK(avg)) and actual cumulative period error (tERR(tnPARAM),act) in excess of the allowed cumulative period error (tERR(tnPARAM),allowed), the equation below calculates the clock cycle derating (in clocks) required if the equation results in a positive value for a core timing parameter (tCORE).

$$ClockCycleDerating = RU \left\{ \frac{tPARAM + tERR(tnPARAM), act - tERR(tnPARAM), allowed}{tCK(avg)} \right\} - tnPARAM$$

A clock cycle de-rating analysis should be conducted for each core timing parameter.

14.2.2 Clock jitter effects on Command/Address timing parameters

(tIS, tIH, tISCKE, tIHCKE, tISb, tIHb, tISCKEb, tIHCKEb)

These parameters are measured from a command/address signal (CKE, \overline{CS} , CA0 - CA9) transition edge to its respective clock signal (CK/ \overline{CK}) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. tJIT(per)), as the setup and hold are relative to the clock signal crossing that latches the command/address.

Regardless of clock jitter values, these values shall be met.



14.2.3 Clock jitter effects on Read timing parameters

14.2.3.1 tRPRE

When the device is operated with input clock jitter, tRPRE needs to be de-rated by the actual period jitter (tJIT(per),act,max) of the input clock in excess of the allowed period jitter (tJIT(per),allowed,max). Output de-ratings are relative to the input clock.

$$tRPRE(min, derated) = 0.9 - \left(\frac{tJIT(per), act, max - tJIT(per), allowed, max}{tCK(avg)}\right)$$

For example

if the measured jitter into a LPDDR2-800 device has tCK(avg) = 2500 ps, tJIT(per),act,min = -172 ps and tJIT(per),act,max + 193 ps, then tRPRE.min.derated = 0.9 - (tJIT(per),act,max - tJIT(per),allowed,max)/tCK(avg) = 0.9 - (193 - 100)/2500= .8628 tCK(avg)

14.2.3.2 tLZ(DQ), tHZ(DQ), tDQSCK, tLZ(DQS), tHZ(DQS)

These parameters are measured from a specific clock edge to a data signal (DMn, DQm.: n=0,1,2,3. m=0 -31) transition and will be met with respect to that clock edge. Therefore, they are not affected by the amount of clock jitter applied (i.e. tJIT(per).

14.2.3.3 tQSH, tQSL

These parameters are affected by duty cycle jitter which is represented by tCH(abs)min and tCL(abs)min.

tQSH(abs)min = tCH(abs)min - 0.05

tQSL(abs)min = tCL(abs)min - 0.05

These parameters determine absolute Data-Valid window at the LPDDR2 device pin.

Absolute min data-valid window @LPDDR2 device pin =

 $min \ \{ \ (\ tQSH(abs)min \ *\ tCK(avg)min - tDQSQmax - tQHSmax), \ (tQSL(abs)min \ *\ tCK(avg)min - tDQSQmax - tQHSmax) \} \} \\$

This minimum data-valid window shall be met at the target frequency regardless of clock jitter.

14.2.3.4 tRPST

tRPST is affected by duty cycle jitter which is represented by tCL(abs). Therefore tRPST(abs)min can be specified by tCL(abs)min. tRPST(abs)min = tCL(abs)min - 0.05 = tQSL(abs)min

14.2.4 Clock jitter effects on Write timing parameters

14.2.4.1 tDS, tDH

These parameters are measured from a data signal (DMn, DQm.: n=0,1,2,3. m=0 –31) transition edge to its respective data strobe signal (DQSn, \overline{DQSn} : n=0,1,2,3) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. tJIT(per), as the setup and hold are relative to the clock signal crossing that latches the command/address. Regardless of clock jitter values, these values shall be met.

14.2.4.2 tDSS, tDSH

These parameters are measured from a data strobe signal (DQSx, \overline{DQSx}) crossing to its respective clock signal (CK/ \overline{CK}) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. tJIT(per), as the setup and hold are relative to the clock signal crossing that latches the command/address. Regardless of clock jitter values, these values shall be met.



14.2.4.3 tDQSS

This parameter is measured from a data strobe signal (DQSx, \overline{DQSx}) crossing to the subsequent clock signal (CK/ \overline{CK}) crossing. When the device is operated with input clock jitter, this parameter needs to be de-rated by the actual period jitter tJIT(per),act of the input clock in excess of the allowed period jitter tJIT(per),allowed.

$$tDQSS(min, derated) = 0.75 - \frac{tJIT(per), act, min - tJIT(per), allowed, min}{tCK(avg)}$$

$$tDQSS(max, derated) = 1.25 - \frac{tJIT(per), act, max - tJIT(per), allowed, max}{tCK(avg)}$$

For example,

if the measured jitter into a LPDDR2-800 device has tCK(avg) = 2500 ps, tJIT(per), act,min = -172 ps and tJIT(per), act,max = +193 ps, then tDQSS, (min,derated) = 0.75 - (tJIT(per),act,min - tJIT(per),allowed,min)/tCK(avg) = 0.75 - (-172 + 100)/2500 = .7788 tCK(avg) and

tDQSS,(max,derated) = 1.25 - (tJIT(per),act,max - tJIT(per),allowed,max)/tCK(avg) = 1.25 - (193 - 100)/2500 = 1.2128 tCK(avg)

14.3 LPDDR2 Refresh Requirements by Device Density

[Table 46] LPDDR2 Refresh Requirement Parameters (per density)

Parameter	Symbol	4 Gb	Unit	
Number of Banks			8	
Refresh Window Tcase ≤ 85°C	t _{REFW}	32	ms	
Required number of REFRESH commands (min)	R	8,192		
average time between REFRESH commands	REFab	t _{REFI}	3.9	us
(for reference only) Tcase ≤ 85°C	REFpb	t _{REFIPB}	0.4875	us
Refresh Cycle time		t _{RFCab}	130	ns
Per Bank Refresh Cycle time	t _{RFCpb}	60	ns	
Burst Refresh Window = 4 x 8 x t _{RFCab}		t _{REFBW}	4.16	us

NOTE:



¹⁾ Please refer to the addressing table "LPDDR2 SDRAM Addressing"

14.4 AC Timings

[Table 47] LPDDR2 AC Timing Table

Parameter	Symbol	min max	min t _{CK}	LPDDR2	Unit	
Faranietei	Зуппоп	IIIIII IIIax	ııııı ıck	1066	Oilit	
Max. Frequency ⁴⁾		~		533	MHz	
		Clock Timin	g		'	
Average Cleak Paried	t (ava)	min		1.875		
Average Clock Period	t _{CK} (avg)	max		100	ns	
Avorage high pulse width	t (0)(0)	min		0.45	tou(av	
Average high pulse width	t _{CH} (avg)	max		0.55	t _{CK} (av	
Average low pulse width	t (a)(a)	min		0.45	t(a)	
Average low pulse width	t _{CL} (avg)	max		0.55	t _{CK} (av	
Absolute Clock Period	t _{CK} (abs)	min		t _{CK} (avg)min + t _{JIT} (per),min	ps	
Absolute clock HIGH pulse width	t _{CH} (abs),	min		0.43	1 (0)	
(with allowed jitter)	allowed	max		0.57	t _{CK} (av	
Absolute clock LOW pulse width	t _{CL} (abs),	min		0.43	1 (0)	
(with allowed jitter)	allowed	max		0.57	t _{CK} (av	
Olask Baried Bitter (with allowed litter)	t _{JIT} (per),	min		-90		
Clock Period Jitter (with allowed jitter)	allowed	max		90	ps	
aximum Clock Jitter between two consecutive clock cycles (with allowed jitter)	t _{JIT} (cc), allowed	max		180	ps	
Duty cycle Jitter (with allowed jitter)	t _{JIT} (duty),	min		$\begin{aligned} & & & & \text{min}((t_{CH}(abs), \text{min} - t_{CH}(avg), \text{min}), \\ & & & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & \\ & & & & & \\ & & & & & \\ & & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & \\ & & & \\ & \\ & & \\ & & \\ & & \\ & \\ & & \\ & \\ & & $	ps	
	allowed	max		$\begin{aligned} & \max((t_{CH}(abs), max - t_{CH}(avg), max), \\ & (t_{CL}(abs), max - t_{CL}(avg), max)) * t_{CK}(avg) \end{aligned}$	ps	
	t _{ERR} (2per), allowed	min		-132		
Cumulative error across 2 cycles		max		132	ps	
	t _{ERR} (3per), allowed	min		-157		
Cumulative error across 3 cycles		max		157	ps	
	t _{ERR} (4per),	min		-175		
Cumulative error across 4 cycles	allowed	max		175	ps ps	
	t _{ERR} (5per)	min		-188		
Cumulative error across 5 cycles	allowed	max		188	ps	
	t _{ERR} (6per)	min		-200		
Cumulative error across 6 cycles	allowed	max		200	ps	
	t _{ERR} (7per)	min		-209		
Cumulative error across 7 cycles	allowed	max		209	ps	
0 1 1	t _{ERR} (8per)	min		-217		
Cumulative error across 8 cycles	allowed	max		217	ps	
0 1 1	t _{ERR} (9per)	min		-224		
Cumulative error across 9 cycles	allowed	max		224	ps	
0 1 1	t _{ERR} (10per)	min		-231		
Cumulative error across 10 cycles	allowed	max		231	ps	
Cumulativa array paraga 44	t _{ERR} (11per)	min		-237		
Cumulative error across 11 cycles	allowed	max		237	ps	
Cumulative comments 40	t _{ERR} (12per)	min		-242		
Cumulative error across 12 cycles	allowed	max		242	ps	
Cumulative error across n = 13, 14 49, 50	t _{ERR} (nper)	min		t_{ERR} (nper),allowed, min = (1 + 0.68ln(n)) * tJIT(per), allowed, min		
cycles	allowed	max		t _{ERR} (nper),allowed, max = (1 + 0.68ln(n)) * tJIT(per), allowed, max	ps ps	



				LPDDR2							
Parameter	Symbol	min max	min t _{CK}	1066	Unit						
Initialization Calibration Time	t _{ZQINIT}	min		1	us						
Full Calibration Time	t _{ZQCL}	min	6	360	ns						
Short Calibration Time	t _{zqcs}	min	6	90	ns						
Calibration Reset Time	t _{ZQRESET}	min	3	50	ns						
	Read Parameters ¹¹⁾										
DQS output access time from CK/CK#	t _{DQSCK}	min		2500	ps						
·	DQOOK	max		5500							
DQSCK Delta Short ¹⁵⁾	t _{DQSCKDS}	max		330	ps						
DQSCK Delta Medium ¹⁶⁾	t _{DQSCKDM}	max		680	ps						
DQSCK Delta Long ¹⁷⁾	t _{DQSCKDL}	max		920	ps						
DQS - DQ skew	t _{DQSQ}	max		200	ps						
Data hold skew factor	t _{QHS}	max		230	ps						
DQS Output High Pulse Width	t _{QSH}	min		t _{CH} (abs) - 0.05	t _{CK} (avg)						
DQS Output Low Pulse Width	t _{QSL}	min		t _{CL} (abs) - 0.05	t _{CK} (avg)						
Data Half Period	t _{QHP}	min		min(t _{QSH} , t _{QSL})	t _{CK} (avg)						
DQ / DQS output hold time from DQS	t _{QH}	min		t _{QHP} - t _{QHS}	ps						
Read preamble ^{12), 13)}	t _{RPRE}	min		0.9	t _{CK} (avg)						
Read postamble ^{12),14)}	t _{RPST}	min		t _{CL} (abs) - 0.05	t _{CK} (avg)						
DQS low-Z from clock ¹²⁾	t _{LZ(DQS)}	min		t _{DQSCK(MIN)} - 300	ps						
DQ low-Z from clock ¹²⁾	t _{LZ(DQ)}	min		$t_{DQSCK(MIN)}$ - (1.4 * $t_{QHS(MAX)}$)	ps						
DQS high-Z from clock ¹²⁾	t _{HZ(DQS)}	max		t _{DQSCK(MAX)} - 100	ps						
DQ high-Z from clock ¹²⁾	t _{HZ(DQ)}	max		t _{DQSCK(MAX)} + (1.4 * t _{DQSQ(MAX)})	ps						
	Wr	ite Paramete	rs ¹¹⁾								
DQ and DM input hold time (Vref based)	t _{DH}	min		210	ps						
DQ and DM input setup time (Vref based)	t _{DS}	min		210	ps						
DQ and DM input pulse width	t _{DIPW}	min		0.35	t _{CK} (avg)						
Write command to 1st DQS latching transition	t _{DQSS}	min		0.75	t _{CK} (avg)						
		max		1.25							
DQS input high-level width	t _{DQSH}	min		0.4	t _{CK} (avg)						
DQS input low-level width	t _{DQSL}	min		0.4	t _{CK} (avg)						
DQS falling edge to CK setup time	t _{DSS}	min		0.2	t _{CK} (avg)						
DQS falling edge hold time from CK	t _{DSH}	min		0.2	t _{CK} (avg)						
Write postamble	twpst	min		0.4	t _{CK} (avg)						
Write preamble	t _{WPRE}	min		0.35	t _{CK} (avg)						
CKE min pulse width (high and low pulse width)		Input Paran		2	t (2)(2)						
CKE min. pulse width (high and low pulse width)	t _{CKE}	min	3	3	t _{CK} (avg)						
CKE input setup time	t _{ISCKE} 2)	min		0.25	t _{CK} (avg)						
CKE input hold time	t _{IHCKE} 3)	min		0.25	t _{CK} (avg)						
	Command A	ddress Input	Parameters ¹								
Address and control input setup time (Vref based)	t _{IS} 1)	min		220	ps						
Address and control input hold time (Vref based)	t _{IH} 1)	min		220	ps						
Address and control input pulse width	t _{IPW}	min		0.40	t _{CK} (avg)						
	Boot Paramet	ters (10 MHz	- 55 MHz) ^{5),7}),8)							
Clock Cycle Time	t _{CKb}	max		100	ns						
Slook Gyold Tille	-CND	min		18	113						



				LPDDR2	
Parameter	Symbol	min max	min t _{CK}	1066	Unit
CKE Input Setup Time	t _{ISCKEb}	min	-	2.5	ns
CKE Input Hold Time	t _{IHCKEb}	min	-	2.5	ns
Address & Control Input Setup Time	t _{ISb}	min	-	1150	ps
Address & Control Input Hold Time	t _{IHb}	min	-	1150	ps
DQS Output Data Access Time from CK/CK#		min		2.0	no
'	^t DQSCKb	max	_	10.0	ns ns
Data Strobe Edge to Output Data Edge t _{DQSQb} - 1.2	t _{DQSQb}	max	-	1.2	ns
Data Hold Skew Factor	t _{QHSb}	max	-	1.2	ns
	1	Register Par			1
MODE REGISTER Write command period	t _{MRW}	min	5	5	t _{CK} (avg)
Mode Register Read command period	t _{MRR}	min	2	2	t _{CK} (avg)
	LPDDR2 S	DRAM Core I	Parameters ⁹⁾		
Read Latency	RL	min	3	8	t _{CK} (avg)
Write Latency	WL	min	1	4	t _{CK} (avg)
ACTIVE to ACTIVE command period	t _{RC}	min		t_{RAS} + t_{RPab} (with all-bank Precharge) t_{RAS} + t_{RPpb} (with per-bank Precharge)	ns
CKE min. pulse width during Self-Refresh (low pulse width during Self-Refresh)	t _{CKESR}	min	3	15	ns
Self refresh exit to next valid command delay	t _{XSR}	min	2	t _{RFCab} + 10	ns
Exit power down to next valid command delay	t _{XP}	min	2	7.5	ns
LPDDR2 CAS to CAS delay	t _{CCD}	min	2	2	t _{CK} (avg)
Internal Read to Precharge command delay	t _{RTP}	min	2	7.5	ns
RAS to CAS Delay	t _{RCD}	min	3	18	ns
Row Precharge Time (single bank)	t _{RPpb}	min	3	18	ns
Row Precharge Time (all banks)	t _{RPab} 4-bank	min	3	18	ns
Row Precharge Time (all banks)	t _{RPab} 8-bank	min	3	21	ns
Row Active Time	t _{RAS}	min	3	42	ns
Now Active Time	*KAS	max	-	70	us
Write Recovery Time	t _{WR}	min	3	15	ns
Internal Write to Read Command Delay	t _{WTR}	min	2	7.5	ns
Active bank A to Active bank B	t _{RRD}	min	2	10	ns
Four Bank Activate Window	t _{FAW}	min	8	50	ns
Minimum Deep Power Down Time	t _{DPD}	min		500	us
	LPDDR2	Temperature	De-Rating		
t _{DQSCK} De-Rating	t _{DQSCK} (Derated)	max		5620	ps
	t _{RCD} (Derated)	min		t _{RCD} + 1.875	ns
	t _{RC} (Derated)	min		t _{RAS} (derated) + t _{RP} (derated)	ns
Core Timings Temperature De-Rating for SDRAM	t _{RAS} (Derated)	min		t _{RAS} + 1.875	ns
	t _{RP} (Derated)	min		t _{RP} + 1.875	ns
	t _{RRD} (Derated)	min		t _{RRD} + 1.875	ns



NOTE:

- 1) Input set-up/hold time for signal(CA0 ~ 9, \overline{CS})

- 2) CKE input setup time is measured from CKE reaching high/low voltage level to CK/CK crossing.

 3) CKE input hold time is measured from CK/CK crossing to CKE reaching high/low voltage level.

 4) Frequency values are for reference only. Clock cycle time (tCK) shall be used to determine device capabilities.
- 5) To guarantee device operation before the LPDDR2 device is configured a number of AC boot timing parameters are defined in the Table 47, LPDDR2 AC Timing Table. Boot parameter symbols have the letter b appended, e.g. tCK during boot is tCKb.
- 6) Frequency values are for reference only. Clock cycle time (tCK or tCKb) shall be used to determine device capabilities
- 7) The SDRAM will set some Mode register default values upon receiving a RESET (MRW) command as specified in 4.2Mode Register Definition.
- 8) The output skew parameters are measured with Ron default settings into the reference load.
- 9) The min tCK column applies only when tCK is greater than 6ns for LPDDR2 devices. In this case, both min tCK values and analog timing (ns) shall be satisfied. 10) All AC timings assume an input slew rate of 1V/ns.
- 11) Read, Write, and Input Setup and Hold values are referenced to Vref.
- 12) For low-to-high and high-to-low transitions, the timing reference will be at the point when the signal crosses VTT. tHZ and tLZ transitions occur in the same access time (with respect to clock) as valid data transitions. These parameters are not referenced to a specific voltage level but to the time when the device output is no longer driving (for tRPST, tHZ(DQS) and tHZ(DQ)), or begins driving (for tRPRE, tLZ(DQS), tLZ(DQ)). Figure 15 shows a method to calculate the point when device is no longer driving tHZ(DQS) and tHZ(DQ), or begins driving tLZ(DQS), tLZ(DQ) by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent.




Figure 15. HSUL_12 Driver Output Reference Load for Timing and Slew Rate

The parameters tLZ(DQS), tLZ(DQ), tHZ(DQS), and tHZ(DQ) are defined as single-ended. The timing parameters tRPRE and tRPST are determined from the differential signal DOS-DOS.

- 13) Measured from the start driving of DQS DQS to the start driving the first rising strobe edge.
- 14) Measured from the start driving the last falling strobe edge to the stop driving DQS DQS.
 15) tDQSCKDS is the absolute value of the difference between any two tDQSCK measurements (within a byte lane) within a contiguous sequence of bursts within a 160ns rolling window. tDQSCKDS is not tested and is guaranteed by design. Temperature drift in the system is < 10C/s. Values do not include clock jitter.
- 16) tDQSCKDM is the absolute value of the difference between any two tDQSCK measurements (within a byte lane) within a 1.6us rolling window. tDQSCKDM is not tested and is guaranteed by design. Temperature drift in the system is < 10C/s. Values do not include clock jitter.
- 17) tDQSCKDL is the absolute value of the difference between any two tDQSCK measurements (within a byte lane) within a 32ms rolling window. tDQSCKDL is not tested and is guaranteed by design. Temperature drift in the system is < 10C/s. Values do not include clock jitter.
- 18) Min tCK of 5 clocks is valid when the Overlay Window is disabled. Refer to Vendor datasheets for min tCK when the Overlay Window is enabled.



14.5 CA and $\overline{\text{CS}}$ Setup, Hold and Derating

For all input signals(CA and \overline{CS}) the total tIS (setup time) and tIH (hold time) required is calculated by adding the data sheet tIS(base) and tIH(base) value (see Table 48) to the Δ tIS and Δ tIH derating value (see Table 49) respectively.

Example: tIS (total setup time) = tIS(base) + Δ tIS

Setup (tIS) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of $V_{Ref}(DC)$ and the first crossing of $V_{IH}(AC)$ min. Setup (tIS) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of $V_{Ref}(DC)$ and the first crossing of ViI(AC)max. If the actual signal is always earlier than the nominal slew rate line between shaded ' $V_{Ref}(DC)$ to ac region', use nominal slew rate for derating value (see Figure 16 Illustration of nominal slew rate and tVAC for setup time tIS for CA and CS with respect to clock.). If the actual signal is later than the nominal slew rate line anywhere between shaded ' $V_{Ref}(DC)$ to ac region', the slew rate of a tangent line to the actual signal from the ac level to dc level is used for derating value (see Figure 18 Illustration of tangent line for setup time tIS for CA and CS with respect to clock).

Hold (tIH) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of Vil(DC)max and the first crossing of $V_{Ref}(DC)$. Hold (tIH) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of Vih(DC)min and the first crossing of $V_{Ref}(DC)$. If the actual signal is always later than the nominal slew rate line between shaded 'dc to $V_{Ref}(DC)$ region', use nominal slew rate for derating value (see Figure 17 Illustration of nominal slew rate for hold time tIH for CA and CS with respect to clock). If the actual signal is earlier than the nominal slew rate line anywhere between shaded 'dc to $V_{Ref}(DC)$ region', the slew rate of a tangent line to the actual signal from the dc level to $V_{Ref}(DC)$ level is used for derating value (see Figure 19 Illustration of tangent line for hold time tIH for CA and CS with respect to clock).

For a valid transition the input signal has to remain above/below $V_{IH/IL}(AC)$ for some time t_{VAC} (see Table 50).

Although for slow slew rates the total setup time might be negative (i.e. a valid input signal will not have reached $V_{IH/IL}(AC)$ at the time of the rising clock transition) a valid input signal is still required to complete the transition and reach $V_{IH/IL}(AC)$.

For slew rates in between the values listed in Table 49, the derating values may obtained by linear interpolation. These values are typically not subject to production test. They are verified by design and characterization.

[Table 48] CA and CS Setup and Hold Base-Values for 1V/ns

unit [ps]	LPDDR2	reference
unit [pə]	1066	Totalones
tIS(base)	0	VIH/L(ac)=VREF(dc)+/-220mV
tIH(base)	90	VIH/L(dc)=VREF(dc)+/-130mV

NOTE:

1) ac/dc referenced for 1V/ns CA and $\overline{\text{CS}}$ slew rate and 2V/ns differential CK- $\overline{\text{CK}}$ slew rate.



[Table 49] Derating values LPDDR2 tIS/tIH - ac/dc based AC220

[14510 10	1 - 0.0				40,												
	\triangle tIS, \triangle tIH derating in [ps] AC/DC based AC220 Threshold -> $V_{IH}(AC) = V_{Ref}(DC) + 220 mV$, $V_{IL}(AC) = V_{Ref}(DC) - 220 mV$ DC100 Threshold -> $V_{IH}(DC) = V_{Ref}(DC) + 130 mV$, $V_{IL}(DC) = V_{Ref}(DC) - 130 mV$																
	CK, CK Differential Slew Rate																
		4.0	V/ns	3.0	V/ns	2.0	V/ns	1.8	V/ns	1.6	V/ns	1.4	V/ns	1.2	V/ns	1.0	V/ns
		∆tIS	∆tlH	∆tIS	∆tIH	∆tIS	∆tlH	∆tIS	∆tIH	∆tIS	∆tIH	∆tIS	∆tIH	∆tIS	∆tlH	∆tIS	∆tlH
	2.0	110	65	110	65	110	65										
	1.5	74	43	73	43	73	43	89	59								
	1.0	0	0	0	0	0	0	16	16	32	32						
CA, CS	0.9			-3	-5	-3	-5	13	11	29	27	45	43				
Slew rate	0.8					-8	-13	8	3	24	19	40	35	56	55		
V/ns	0.7							2	-6	18	10	34	26	50	46	66	78
	0.6									10	-3	26	13	42	33	58	65
	0.5											4	-4	20	16	36	48
														_	_		

NOTE

[Table 50] Required time t_{VAC} above $V_{IH}(AC)$ {below $V_{IL}(AC)$ } for valid transition

Slew Rate [V/ns]	t _{VAC} @ 220mV [ps]				
	min	max			
> 2.0	175	-			
2.0	170	-			
1.5	167	-			
1.0	163	-			
0.9	162	-			
0.8	161	-			
0.7	159	-			
0.6	155	-			
0.5	150	-			
< 0.5	150	-			



¹⁾ Cell contents shaded in red are defined as 'not supported'.





Figure 16. Illustration of nominal slew rate and t_{VAC} for setup time t_{IS} for CA and \overline{CS} with respect to clock.



 $\frac{\text{Hold Slew Rate}}{\text{Rising Signal}} = \frac{V_{\text{Ref}}(\text{DC}) - V_{\text{IL}}(\text{DC})\text{max}}{\Delta \text{TR}} \\ \frac{\text{Hold Slew Rate}}{\text{Falling Signal}} = \frac{V_{\text{IH}}\left(\text{DC}\right)\text{min} - V_{\text{Ref}}(\text{DC})}{\Delta \text{TF}}$

Figure 17. Illustration of nominal slew rate for hold time t_{IH} for CA and $\overline{\text{CS}}$ with respect to clock






Figure 18. Illustration of tangent line for setup time t_{IS} for CA and $\overline{\text{CS}}$ with respect to clock






Figure 19. Illustration of tangent line for hold time t_{IH} for CA and $\overline{\text{CS}}$ with respect to clock



14.6 Data Setup, Hold and Slew Rate Derating

For all input signals(DQ, DM) the total tDS (setup time) and tDH (hold time) required is calculated by adding the data sheet tDS(base) and tDH(base) value (see Table 51) to the \triangle tDS and \triangle tDH (see Table 52) derating value respectively. Example: tDS (total setup time) = tDS(base) + \triangle tDS.

Setup (tDS) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of $V_{Ref}(DC)$ and the first crossing of $V_{IH}(AC)$ min. Setup (tDS) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of $V_{Ref}(DC)$ and the first crossing of $V_{IL}(AC)$ max (see Figure 20 Illustration of nominal slew rate and tVAC for setup time tDS for DQ with respect to strobe). If the actual signal is always earlier than the nominal slew rate line between shaded ' $V_{Ref}(DC)$ to ac region', use nominal slew rate for derating value. If the actual signal is later than the nominal slew rate line anywhere between shaded ' $V_{Ref}(DC)$ to ac region', the slew rate of a tangent line to the actual signal from the ac level to dc level is used for derating value (see Figure 22 Illustration of tangent line for setup time tDS for DQ with respect to strobe).

Hold (tDH) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of $V_{IL}(DC)$ max and the first crossing of $V_{Ref}(DC)$. Hold (tDH) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of $V_{IH}(DC)$ min and the first crossing of $V_{Ref}(DC)$ (see Figure 21 Illustration of nominal slew rate for hold time tDH for DQ with respect to strobe). If the actual signal is always later than the nominal slew rate line between shaded 'dc level to $V_{Ref}(DC)$ region', use nominal slew rate for derating value. If the actual signal is earlier than the nominal slew rate line anywhere between shaded 'dc to $V_{Ref}(DC)$ region', the slew rate of a tangent line to the actual signal from the dc level to $V_{Ref}(DC)$ level is used for derating value (see Figure 23 Illustration of tangent line for hold time tDH for DQ with respect to strobe).

For a valid transition the input signal has to remain above/below V_{IH/IL}(AC) for some time t_{VAC} (see Table 53).

Although for slow slew rates the total setup time might be negative (i.e. a valid input signal will not have reached $V_{IH/IL}(AC)$ at the time of the rising clock transition) a valid input signal is still required to complete the transition and reach $V_{IH/IL}(AC)$.

For slew rates in between the values listed in the tables the derating values may obtained by linear interpolation. These values are typically not subject to production test. They are verified by design and characterization

[Table 51] Data Setup and Hold Base-Values

[ps]	LPDDR2	reference
[bə]	1066	Totololice
tDS(base)	-10	VIH/L(ac)=VREF(dc)+/-220mV
tDH(base)	80	VIH/L(dc)=VREF(dc)+/-130mV

NOTE

1) ac/dc referenced for 1V/ns DQ, DM slew rate and 2V/ns differential DQS-\overline{DQS} slew rate.



-7

2

17

34

[Table 52] Derating values LPDDR2 tDS/tDH - ac/dc based AC220

ΔtDS, ΔDH derating in [ps] AC/DC based ¹⁾ AC220 Threshold -> V _{IH} (AC)=V _{Ref} (DC)+220mV, V _{IL} (AC)=V _{Ref} (DC)-220mV DC130 Threshold -> V _{IH} (DC)=V _{Ref} (DC)+130mV, V _{IL} (DC)=V _{Ref} (DC)-130mV																	
		DQS, DQS Differential Slew Rate															
		4.0 V/ns		3.0 V/ns		2.0 V/ns		1.8 V/ns		1.6 V/ns		1.4 V/ns		1.2 V/ns		1.0 V/ns	
		∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH
DQ, DM Slew rate V/ns	2.0	110	65	110	65	110	65	-	-	-	-	•	-	•	-	-	-
	1.5	74	43	73	43	73	43	89	59	-	-	-	-	-	-	-	-
	1.0	0	0	0	0	0	0	16	16	32	32	-	-	-	-	-	-
	0.9	-	-	-3	-5	-3	-5	13	11	29	27	45	43	-	-	-	-
	0.8	-	-	-	-	-8	-13	8	3	24	19	40	35	56	55	-	-
	0.7	-	-	-	-	-	-	2	-6	18	10	34	26	50	46	66	78
	0.6	-	-	-	-	-	-	-	-	10	-3	26	13	42	33	58	65
	0.5	-	-	-	-	-	-	-	-	-	-	4	-4	20	16	36	48

NOTE :

0.4

[Table 53] Required time $t_{\mbox{\scriptsize VAC}}$ above $\mbox{\scriptsize V}_{\mbox{\scriptsize IH}}(\mbox{AC})$ {below $\mbox{\scriptsize V}_{\mbox{\scriptsize IL}}(\mbox{AC})}$ for valid transition

Slew Rate [V/ns]	t _{VAC} @ 220mV [ps]					
	min	max				
> 2.0	175	-				
2.0	170	-				
1.5	167	-				
1.0	163	-				
0.9	162	-				
0.8	161	-				
0.7	159	-				
0.6	155	-				
0.5	150	-				
< 0.5	150	-				



¹⁾ Cell contents shaded in red are defined as 'not supported'.




Figure 20. Illustration of nominal slew rate and t_{VAC} for setup time t_{DS} for DQ with respect to strobe




Figure 21. Illustration of nominal slew rate for hold time t_{DH} for DQ with respect to strobe




Figure 22. Illustration of tangent line for setup time t_{DS} for DQ with respect to strobe






Figure 23. Illustration of tangent line for hold time t_{DH} for DQ with respect to strobe

