Content Indexing

01.Index

02. Modify note

03.Block Diagram

04.Power Tree

05.System Power

06.RK3288 USB/HSIC Controler

07.USB HOST Port

08.RK3288 RAM Controler

09.RAM-DDR3-4X16bit

10.Nand FLASH/eMMC/TF Card

11.RK3288 GPIO/POWER

12.HDMI OUT

13.RK3288 LCDC/I2S Controler

14.RK1000-S-AV OUT

15.S/PDIF OUT

16.RK3288 Ethernet MAC Controler

17.10/100/1000M-PHY


18.RK3288 SDIO0 Controler

19.AP6XXX-WIFI/BT

20.VGA


21.Camera Interface


22.DTV-(Reserve)



GND1 FR4,thickness:8mil,Dielectric Constant:4.3 POWER FR4,thickness:8mil,Dielectric Constant:4.3 Signal2 GND2 FR4,thickness:8mil,Dielectric Constant:4.3 FR4,thickness:8mil,Dielectric Constant:4.3 Cu,thickness:1.5mil, loz Cu,thickness:0.7mil,Plating to loz


T-Chip		
Title:Index		
File:		REV: 23
Create Date:	Page	Num: 1
Modify Date:Wednesday, June 18, 2014	Page	Total21







PowerName	PMIC Channel	timer(2mS)	Default	Working
VCC_20	DCDC4	Solt:0	voltage 2.0V	voltage 2.0V
VDD_10	OUT10	Solt:1	1.0V	1.0V
VCC_DDR	DCDC1	Solt:2	1.5V	1.5V(DDR3)
VDD_CPU	EX DCDC	Solt:2A	1FB∀1. 2V)	DVFS
VDD_GPU	EX DCDC	Solt:2B	1.0V	DVFS
VDD_LOG	DCDC3	Solt:3	1.1V	DVFS
VCC_18	OUT11	Solt:4	1.8V	1.8V
VCC_LAN	OUT9	Solt:5	3.3V	3.3V
VCC_IO	DCDC2	Solt:6	3.3V	3.3V
VCCIO_SD	OUT5	Solt:6	3.3V	SD2.0:3.3V
VCCA_33	OUT8	OFF	OFF	SD3,9v1.8V
VCCA_18	OUT7	OFF	OFF	1.8V
VDD10_LCD	OUT6	OFF	OFF	1.0V
VCC18_LCD	OUT12	OFF	OFF	1.8V


T-Chip		
TitleOwer Tree		
File:		REV: 23
Create Date:	Page	Num 3
Modify Date:Wednesday, June 18, 2014	Page	Total21






RK3288_E







RK3288_U




T-Chip		
Title:RK3288 USB/HSIC Con	tro	ler
File:		REV: 23
Create Date:	Page	Num: 5
Modify Date:Wednesday, June 18, 2014	Page	Total21







HUB CHIP





HOST




T-Chip		
Title:USB HOST		
File:		REV: 23
Create Date:	Page	Num 6
Modify Date:Wednesday, June 18, 2014	Page	Total21









DDR0 FILTER









R52


100R


DDR1 CLK

R0402 These termination resistors must be placed in the middle of trace, and the termination resistor of CLK must be placed DDR1 FILTER













HDMI OUT












RK3288_O






T-Chip		
Title:HDM_OUT		
File:		REV: 23
Create Date:	Page	Num: 11
Modify Date:Wednesday, June 18, 2014	Page	Total21





RK3288_I

T-Chip		
Title:RK3288 LCDC/I2S Con	trol	er
File:		REV: 23
Create Date:	Page	Num: 12
Modify Date:Wednesday, June 18, 2014	Page	Total21










If the connection to the international standard, R262 R263 don't pick up


If the connection is millet, R201 R264 don't pick up

T-Chip		
Title:ES8323		
File:		REV: 23
Create Date:	Page	Num: 13
Modify Date:Wednesday, June 18, 2014	Page	Total21


MIC




Optical S/PDIF OUT




WORKING_LED






AT18

T-Chip		
Title: S/PDIF OUT		
File:		REV: 23
Create Date:	Page	Num: 14
Modify Date:Wednesday, June 18, 2014	Page	Total21





——o₁ T18

MAC_CRS


T-Chip


Title: RK3288 EthernetMC Controler

File: REV: 23

Create Date: Page Num 15


Modify Date: Wednesday, June 18, 2014 Page Total21





UARTO_RX UARTO_TX UARTO_CTS UARTO_RTS	UARTO_RX UARTO_TX UARTO_CTS UARTO_RTS	19 19 19	
SD100_D0 SD100_D1 SD100_D2 SD100_D3 SD100_CMD SD100_CLK	SD100_D0 SD100_D1 SD100_D2 SD100_D3 SD100_CMD SD100_CLK	19 19 19 19 19	
BT_WAKEWIFI_REG_ONBT_RSTWIFI_HOST_WAKE _BT_HOST_WAKE	BT_WAKE WIFI_REG_ON BT_RST WIFI_HOST_WA BT_HOST_WAKE	19 19 KE	19 19 19

T-Chip		
Title:RK3288 SDI00 Contro	ler	
File:		REV: 23
Create Date:	Page	Num: 17
Modify Date:Wednesday, June 18, 2014	Page	Total21



OPTION		WIFI			ח וייים	BT4.0 Crystals VDD		
OPTION	a	b/g/n	ac	5GHz	BIT.U	Crystais	VDDIO	
AP6181		Yes				26MHz	1.71-3.6V	
AP6212		Yes			Yes	26MHz	1.71-3.6V	
AP6234	Yes	Yes		Yes	Yes	37.4MHz	1.6-3.4V	
AP6330	Yes	Yes		Yes	Yes	26MHz	1.2-2.9V	
AP6335	Yes	Yes	Yes	Yes	Yes	37.4MHz	1.71-3.63V	

OPTION		3	4	5
AP6181		No	No	No
AP6212		No	No	No
AP6234		No	No	No
AP6330		No	No	No
AP6335 (Default)		No	Yes	Yes

T-Chip

Title: AP6XXX-WIFI/BT

File:


Create Date:

Modify Date:Wednesday, June 18, 2014


Page Total21


─ Yes:Inside the box to
 No:The box is not posted


Note:





VGA_OUT_RGND	R199 OR	R0402
VGA_OUT_GGND	R117 OR	R0402
VGA_OUT_BGND	R116 \ \ \ \ \ \ OR	R0402
	* *	=




















T-Chip

Title:


REV: 23


Create Date:

Page Num 19

Modify Date:Wednesday, June 18, 2014

Page Total21





T-Chip

Title: DTV- (Reserve)

File:

Create Date:

Modify Date:Wednesday, June 18, 2014

Page Total21