

# Mobile DRAM Stack Specification

216FBGA, 12x12,  
4Gb(128M x32) LPDDR2 SDRAM + 8Gb(256M x32) DDP LPDDR2 SDRAM

## datasheet *S.LSI only*

SAMSUNG ELECTRONICS RESERVES THE RIGHT TO CHANGE PRODUCTS, INFORMATION AND SPECIFICATIONS WITHOUT NOTICE.

Products and specifications discussed herein are for reference purposes only. All information discussed herein is provided on an "AS IS" basis, without warranties of any kind.

This document and all information discussed herein remain the sole and exclusive property of Samsung Electronics. No license of any patent, copyright, mask work, trademark or any other intellectual property right is granted by one party to the other party under this document, by implication, estoppel or otherwise.

Samsung products are not intended for use in life support, critical care, medical, safety equipment, or similar applications where product failure could result in loss of life or personal or physical harm, or any military or defense application, or any governmental procurement to which special terms or provisions may apply.

For updates or additional information about Samsung products, contact your nearest Samsung office.

All brand names, trademarks and registered trademarks belong to their respective owners.

©2013 Samsung Electronics Co., Ltd. All rights reserved.

## Revision History

<u>Revision No.</u>	<u>History</u>	<u>Draft Date</u>	<u>Remark</u>	<u>Editor</u>
0.0	- First version for target specification. - K4P4G324EQ-%_Ver 0.1	17th Apr, 2013	Target	J.Y.Bae
1.0	- Final datasheet. - Corrected errata. - Revise package dimension.	14th Jun, 2013	Final	J.Y.Bae

**Table Of Contents****Mobile DRAM Stack Specification**

1.0 KEY FEATURES .....	6
2.0 ORDERING INFORMATION .....	7
3.0 ADDRESS CONFIGURATION .....	7
4.0 PKG DIMENSION & PIN DESCRIPTION .....	8
4.1 LPDDR2 SDRAM Package Dimension .....	8
4.2 LPDDR2 SDRAM PACKAGE BALLOUT .....	9
4.3 PAD DEFINITION AND DESCRIPTION .....	10
4.4 FUNCTIONAL BLOCK DIAGRAM .....	11
5.0 IDD SPEC TABLE .....	12

**CH.A 4Gb LPDDR2 SDRAM (256M x32)**

1.0 KEY FEATURE .....	15
2.0 ORDERING INFORMATION .....	15
3.0 LPDDR2 SDRAM ADDRESSING .....	16
4.0 INPUT/OUTPUT FUNCTIONAL DESCRIPTION .....	17
5.0 FUNCTIONAL DESCRIPTION .....	18
5.1 Simplified LPDDR2 Bus Interface State Diagram .....	19
5.2 Mode Register Definition .....	20
5.2.1 Mode Register Assignment and Definition in LPDDR2 SDRAM .....	20
6.0 TRUTH TABLES .....	29
6.1 Truth Tables .....	29
6.2 LPDDR2-SDRAM Truth Tables .....	31
6.3 Data mask truth table .....	34
7.0 ABSOLUTE MAXIMUM DC RATINGS .....	35
8.0 AC & DC OPERATING CONDITIONS .....	36
8.1 Recommended DC Operating Conditions .....	36
8.2 Input Leakage Current .....	36
8.3 Operating Temperature Range .....	36
9.0 AC AND DC INPUT MEASUREMENT LEVELS .....	37
9.1 AC and DC Logic Input Levels for Single-Ended Signals .....	37
9.1.1 AC and DC Input Levels for Single-Ended CA and CS Signals .....	37
9.2 AC and DC Input Levels for CKE .....	37
9.2.1 AC and DC Input Levels for Single-Ended Data Signals .....	37
9.3 Vref Tolerances .....	38
9.4 Input Signal .....	39
9.5 AC and DC Logic Input Levels for Differential Signals .....	40
9.5.1 Differential signal definition .....	40
9.5.2 Differential swing requirements for clock (CK - CK) and strobe (DQS - DQS) .....	40
9.5.3 Single-ended requirements for differential signals .....	42
9.6 Differential Input Cross Point Voltage .....	43
9.7 Slew Rate Definitions for Single-Ended Input Signals .....	44
9.8 Slew Rate Definitions for Differential Input Signals .....	44
10.0 AC AND DC OUTPUT MEASUREMENT LEVELS .....	45
10.1 Single Ended AC and DC Output Levels .....	45
10.2 Differential AC and DC Output Levels .....	45
10.3 Single Ended Output Slew Rate .....	46
10.4 Differential Output Slew Rate .....	47
10.5 Overshoot and Undershoot Specifications .....	48
11.0 OUTPUT BUFFER CHARACTERISTICS .....	49
11.1 HSUL_12 Driver Output Timing Reference Load .....	49
12.0 RONPU AND RONPD RESISTOR DEFINITION .....	50
12.1 RONPU and RONPD Characteristics with ZQ Calibration .....	51
12.2 Output Driver Temperature and Voltage Sensitivity .....	51
12.3 RONPU and RONPD Characteristics without ZQ Calibration .....	52

12.4 RZQ I-V Curve.....	53
13.0 INPUT/OUTPUT CAPACITANCE.....	55
14.0 IDD SPECIFICATION PARAMETERS AND TEST CONDITIONS.....	56
14.1 IDD Measurement Conditions.....	56
14.2 IDD Specifications.....	57
14.3 IDD Spec Table.....	60
15.0 ELECTRICAL CHARACTERISTICS AND AC TIMING.....	62
15.1 Clock Specification.....	62
15.1.1 Definition for tCK(avg) and nCK.....	62
15.1.2 Definition for tCK(abs).....	62
15.1.3 Definition for tCH(avg) and tCL(avg).....	62
15.1.4 Definition for tJIT(per).....	62
15.1.5 Definition for tJIT(cc).....	63
15.1.6 Definition for tERR(nper).....	63
15.1.7 Definition for duty cycle jitter tJIT(duty).....	64
15.1.8 Definition for tCK(abs), tCH(abs) and tCL(abs).....	64
15.2 Period Clock Jitter.....	65
15.2.1 Clock period jitter effects on core timing parameters.....	65
15.2.1.1 Cycle time de-rating for core timing parameters.....	65
15.2.1.2 Clock Cycle de-rating for core timing parameters.....	65
15.2.2 Clock jitter effects on Command/Address timing parameters.....	65
15.2.3 Clock jitter effects on Read timing parameters.....	66
15.2.3.1 tRPRE.....	66
15.2.3.2 tLZ(DQ), tHZ(DQ), tDQSCK, tLZ(DQS), tHZ(DQS).....	66
15.2.3.3 tQSH, tQSL.....	66
15.2.3.4 tRPST.....	66
15.2.4 Clock jitter effects on Write timing parameters.....	66
15.2.4.1 tDS, tDH.....	66
15.2.4.2 tDSS, tDSH.....	66
15.2.4.3 tDQSS.....	67
15.3 LPDDR2 Refresh Requirements by Device Density.....	67
15.4 AC Timings.....	68
15.5 CA and CS Setup, Hold and Derating.....	72
15.6 Data Setup, Hold and Slew Rate Derating.....	78
<b>CH.B 8Gb DDP LPDDR2 SDRAM (256M x32)</b>	
1.0 KEY FEATURE.....	85
2.0 ORDERING INFORMATION.....	85
3.0 LPDDR2 SDRAM ADDRESSING.....	86
3.1 Functional Block Diagram.....	86
3.2 Input/Output Functional Description.....	87
4.0 FUNCTIONAL DESCRIPTION.....	88
4.1 Simplified LPDDR2 Bus Interface State Diagram.....	89
4.2 Mode Register Definition.....	90
4.2.1 Mode Register Assignment and Definition in LPDDR2 SDRAM.....	90
5.0 TRUTH TABLES.....	99
5.1 Truth Tables.....	99
5.2 LPDDR2-SDRAM Truth Tables.....	101
5.3 Data mask truth table.....	104
6.0 ABSOLUTE MAXIMUM DC RATINGS.....	105
7.0 AC & DC OPERATING CONDITIONS.....	106
7.1 Recommended DC Operating Conditions.....	106
7.2 Input Leakage Current.....	106
7.3 Operating Temperature Range.....	106
8.0 AC AND DC INPUT MEASUREMENT LEVELS.....	107
8.1 AC and DC Logic Input Levels for Single-Ended Signals.....	107
8.1.1 AC and DC Input Levels for Single-Ended CA and CS Signals.....	107
8.2 AC and DC Input Levels for CKE.....	107
8.2.1 AC and DC Input Levels for Single-Ended Data Signals.....	107

8.3 Vref Tolerances .....	108
8.4 Input Signal .....	109
8.5 AC and DC Logic Input Levels for Differential Signals .....	110
8.5.1 Differential signal definition .....	110
8.5.2 Differential swing requirements for clock (CK - CK) and strobe (DQS - DQS) .....	110
8.5.3 Single-ended requirements for differential signals .....	112
8.6 Differential Input Cross Point Voltage .....	113
8.7 Slew Rate Definitions for Single-Ended Input Signals .....	114
8.8 Slew Rate Definitions for Differential Input Signals .....	114
9.0 AC AND DC OUTPUT MEASUREMENT LEVELS .....	115
9.1 Single Ended AC and DC Output Levels .....	115
9.2 Differential AC and DC Output Levels .....	115
9.3 Single Ended Output Slew Rate .....	116
9.4 Differential Output Slew Rate .....	117
9.5 Overshoot and Undershoot Specifications .....	118
10.0 OUTPUT BUFFER CHARACTERISTICS .....	119
10.1 HSUL_12 Driver Output Timing Reference Load .....	119
11.0 RONPU AND RONPD RESISTOR DEFINITION .....	120
11.1 RONPU and RONPD Characteristics with ZQ Calibration .....	121
11.2 Output Driver Temperature and Voltage Sensitivity .....	121
11.3 RONPU and RONPD Characteristics without ZQ Calibration .....	122
11.4 RZQ I-V Curve .....	123
12.0 INPUT/OUTPUT CAPACITANCE .....	125
13.0 IDD SPECIFICATION PARAMETERS AND TEST CONDITIONS .....	126
13.1 IDD Measurement Conditions .....	126
13.2 IDD Specifications .....	127
13.3 IDD Spec Table .....	130
14.0 ELECTRICAL CHARACTERISTICS AND AC TIMING .....	132
14.1 Clock Specification .....	132
14.1.1 Definition for tCK(avg) and nCK .....	132
14.1.2 Definition for tCK(abs) .....	132
14.1.3 Definition for tCH(avg) and tCL(avg) .....	132
14.1.4 Definition for tJIT(per) .....	132
14.1.5 Definition for tJIT(cc) .....	133
14.1.6 Definition for tERR(nper) .....	133
14.1.7 Definition for duty cycle jitter tJIT(duty) .....	134
14.1.8 Definition for tCK(abs), tCH(abs) and tCL(abs) .....	134
14.2 Period Clock Jitter .....	135
14.2.1 Clock period jitter effects on core timing parameters .....	135
14.2.1.1 Cycle time de-rating for core timing parameters .....	135
14.2.1.2 Clock Cycle de-rating for core timing parameters .....	135
14.2.2 Clock jitter effects on Command/Address timing parameters .....	135
14.2.3 Clock jitter effects on Read timing parameters .....	136
14.2.3.1 tRPRE .....	136
14.2.3.2 tLZ(DQ), tHZ(DQ), tDQSCK, tLZ(DQS), tHZ(DQS) .....	136
14.2.3.3 tQSH, tQSL .....	136
14.2.3.4 tRPST .....	136
14.2.4 Clock jitter effects on Write timing parameters .....	136
14.2.4.1 tDS, tDH .....	136
14.2.4.2 tDSS, tDSH .....	136
14.2.4.3 tDQSS .....	137
14.3 LPDDR2 Refresh Requirements by Device Density .....	137
14.4 AC Timings .....	138
14.5 CA and CS Setup, Hold and Derating .....	142
14.6 Data Setup, Hold and Slew Rate Derating .....	148

## 4Gb (128Mx32) LPDDR2 SDRAM / 8Gb (256Mx32) DDP LPDDR2 SDRAM

### 1.0 KEY FEATURES

- Double-data rate architecture; two data transfers per clock cycle
- Bidirectional data strobes (DQS,  $\overline{\text{DQS}}$ ), These are transmitted/received with data to be used in capturing data at the receiver
- Differential clock inputs (CK and  $\overline{\text{CK}}$ )
- Differential data strobes (DQS and  $\overline{\text{DQS}}$ )
- Commands & addresses entered on both positive and negative CK edges; data and data mask referenced to both edges of DQS
- 8 internal banks for concurrent operation
- Data mask (DM) for write data
- Burst Length: 4 (default), 8 or 16
- Burst Type: Sequential or Interleave
- Read & Write latency : Refer to Table 47 LPDDR2 AC Timing Table
- Auto Precharge option for each burst access
- Configurable Drive Strength
- Auto Refresh and Self Refresh Modes
- Partial Array Self Refresh and Temperature Compensated Self Refresh
- Deep Power Down Mode
- HSUL\_12 compatible inputs
- VDD1/VDD2/VDDQ/VDDCA  
: 1.8V/1.2V/1.2V/1.2V
- No DLL : CK to DQS is not synchronized
- Edge aligned data output, center aligned data input
- Operating Temperature : -25 ~ 85°C

## 2.0 ORDERING INFORMATION

Part Number	Max Freq.		Interface	Package
	A-Channel	B-Channel		
K3PE7E00QM-BGC2	1066Mbps (tCK=1.875ns)	1066Mbps (tCK=1.875ns)	HSUL_12	12x12 216 FBGA

<b>Samsung</b> Mobile DRAM Stack Memory	<b>K3</b>	<b>P</b>	<b>E7</b>	<b>E0</b>	<b>0</b>	<b>Q</b>	<b>M</b>	<b>-</b>	<b>B</b>	<b>G</b>	<b>C2</b>	<b>Speed</b> C2:1.875ns@RL8, tRCD18ns, tRP18ns
<b>Device Type</b> P : LPDDR2-S4 + LPDDR2-S4												<b>Temp.</b> G : -25 ~ 85°C
<b>A-port I/F &amp; Density &amp; VCC &amp; Org.</b> E7 : LPDDR2 4Gb, VDD1=1.8V, VDD2=1.2V, VDDQ=1.2V, VDDCA=1.2V, x32												<b>Package</b> B : 216-FBGA(12x12)
<b>B-port I/F &amp; Density &amp; VCC &amp; Org.</b> E0 : LPDDR2 4Gb+4Gb, VDD1=1.8V, VDD2=1.2V, VDDQ=1.2V, VDDCA=1.2V, x32, 2/CS, 2CKE												<b>Generation</b> M : 1st Generation
												<b>Version</b> Q : Q-die
												<b>C-port I/F &amp; Density &amp; VCC &amp; Org.</b> 0 : Reserve for future use


## 3.0 ADDRESS CONFIGURATION

Organization (A-Channel : LPDDR2)	Bank Address	Row Address	Column Address
128M x 32	BA0 - BA2	A0 - A13	A0 - A9
Organization (B-Channel : LPDDR2)	Bank Address	Row Address	Column Address
256M x 32	BA0 - BA2	A0 - A13	A0 - A9

## 4.0 PKG DIMENSION & PIN DESCRIPTION

### 4.1 LPDDR2 SDRAM Package Dimension

#### 216-Ball Fine pitch Ball Grid Array Package (measured in millimeters)





## 4.2 LPDDR2 SDRAM PACKAGE BALLOUT

216Ball FBGA																													
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29
A	NC	VSS _ab	VDD2 _ab	DQ30 _a	DQ29 _a	VSSQ _a	DQ26 _a	DQ25 _a	VSSQ _a	DQS3 _a	VSSQ _a	DQ14 _a	DQ13 _a	VSS _a	VDD1 _a	VDD2 _a	DQ11 _a	DQ10 _a	DQ9 _a	DQS1 _a	DM1 _a	VDDQ _a	DQS0 _a	DQ7 _a	DQ6 _a	DQ4 _a	DQ3 _a	VSS _ab	NC
B	VSSQ _b	NC	DQ31 _a	VDDQ _a	DQ28 _a	DQ27 _a	VDDQ _a	DQ24 _a	VDDQ _a	DQS3 _a	DM3 _a	DQ15 _a	VDDQ _a	VSSQ _a	VRef (DQ)_a	VDD2 _a	DQ12 _a	VDDQ _a	DQ8 _a	DQS1 _a	VSSQ _a	DM0 _a	DQS0 _a	VSSQ _a	VDDQ _a	DQ5 _a	DQ2 _a	NC	VSSQ _a
C	VDD1 _ab	DQ16 _b																									VDD1 _a	VDD2 _ab	
D	DQ17 _b	VDDQ _b																									DQ1 _a	VDDQ _a	
E	DQ18 _b	DQ19 _b																									VSSQ _a	DQ0 _a	
F	VSSQ _b	DQ20 _b																									DM2 _a	VDDQ _a	
G	DQ21 _b	VDDQ _b																									DQS2 _a	DQS2 _a	
H	DQ22 _b	DQ23 _b																									VSSQ _a	DQ23 _a	
J	VSSQ _b	VDDQ _b																									VDDQ _a	DQ22 _a	
K	DQS2 _b	DQS2 _b																									DQ20 _a	DQ21 _a	
L	DM2 _b	DQ0 _b																									DQ19 _a	VSSQ _a	
M	DQ1 _b	VSSQ _b																									VDDQ _a	DQ18 _a	
N	DQ2 _b	VDD1 _b																									DQ16 _a	DQ17 _a	
P	VSS _b	VSS _b																									VDD2 _b	VDD1 _b	
R	VDD1 _b	VRef (DQ)_b																									VSS _b	CA0 _b	
T	VDD2 _b	VDD2 _b																									VDDCA _b	CA1 _b	
U	VDDQ _b	DQ3 _b																									VRef (CA)_b	CA2 _b	
V	DQ4 _b	VSSQ _b																									VSSCA _b	CA3 _b	
W	DQ6 _b	DQ5 _b																									CA4 _b	CS1 _b	
Y	VDDQ _b	DQ7 _b																									CS0 _b	CKE1 _b	
AA	DQS0 _b	DQS0 _b																									VSSCA _b	CKE0 _b	
AB	DM0 _b	VSSQ _b																									CK_b	CK_b	
AC	VDDQ _b	DM1 _b																									VDDCA _b	CA5 _b	
AD	DQS1 _b	DQS1 _b																									CA7 _b	CA6 _b	
AE	DQ8 _b	VSSQ _b																									CA8 _b	VDDCA _b	
AF	DQ9 _b	VDDQ _b																									VSSCA _b	CA9 _b	
AG	DQ10 _b	DQ11 _b																									VDD2 _ab	ZQ _b	
AH	VSSQ _b	VDD1 _ab	VDD2 _ab	DQ13 _b	VSSQ _b	DQ15 _b	DM3 _b	DQS3 _b	VDDQ _b	DQ26 _b	DQ27 _b	VDDQ _b	DQ30 _b	VSSQ _b	VDD2 _a	VRef (CA)_a	CA9 _a	VSSCA _a	CA7 _a	CA6 _a	CK _a	VDDCA _a	CKE _a	CS _a	CA3 _a	CA2 _a	CA1 _a	VDD1 _ab	VSSCA _a
AJ	NC	VSS _ab	DQ12 _b	VDDQ _b	DQ14 _b	VDDQ _b	VSSQ _b	DQS3 _b	DQ24 _b	DQ25 _b	VSSQ _b	DQ28 _b	DQ29 _b	DQ31 _b	VDD1 _a	VSS _a	ZQ _a	CA8 _a	VDDCA _a	CA5 _a	CK _a	VSSCA _a	NC	NC	CA4 _a	VDDCA _a	CA0 _a	VSS _ab	NC

[Top View]


	Channel A		Ground
	Channel B		ZQ
	Power		NC

## 4.3 PAD DEFINITION AND DESCRIPTION

Pin Name	Pin Function Channel-A	Pin Name	Pin Function Channel-B
CK_a, $\overline{\text{CK}}_a$	System Differential Clock	CK_b, $\overline{\text{CK}}_b$	System Differential Clock
CKE_a	Clock Enable	CKE0_b, CKE1_b	Clock Enable
$\overline{\text{CS}}_a$	Chip Select	$\overline{\text{CS}}0_b, \overline{\text{CS}}1_b$	Chip Select
CA0_a ~ CA9_a	DDR Command / Address Inputs	CA0_b ~ CA9_b	DDR Command / Address Inputs
DM0_a ~ DM3_a	Input Data Mask	DM0_b ~ DM3_b	Input Data Mask
DQS0_a ~ DQS3_a	Data Strobe Bi-directional	DQS0_b ~ DQS3_b	Data Strobe Bi-directional
$\overline{\text{DQS}}0_a \sim \overline{\text{DQS}}3_a$	Data Strobe Complementary	$\overline{\text{DQS}}0_b \sim \overline{\text{DQS}}3_b$	Data Strobe Complementary
DQ0_a ~ DQ31_a	Data Inputs / Outputs	DQ0_b ~ DQ31_b	Data Inputs / Outputs
VDD1_a	Core Power Supply 1	VDD1_b	Core Power Supply 1
VDD2_a	Core Power Supply 2	VDD2_b	Core Power Supply 2
VDDCA_a	Input Receiver Power Supply	VDDCA_b	Input Receiver Power Supply
VDDQ_a	I/O Power Supply	VDDQ_b	I/O Power Supply
VRef(CA)_a	Reference Voltage for CA Input Receiver	VRef(CA)_b	Reference Voltage for CA Input Receiver
VRef(DQ)_a	Reference Voltage for DQ Input Receiver	VRef(DQ)_b	Reference Voltage for DQ Input Receiver
VSSCA_a	Ground for CA Input Receivers	VSSCA_b	Ground for CA Input Receivers
VSSQ_a	I/O Ground	VSSQ_b	I/O Ground
ZQ_a	Reference Pin for Output Drive Strength Calibration	ZQ_b	Reference Pin for Output Drive Strength Calibration

Pin Name	Pin Function
VDD1_ab	Core Power Supply 1
VDD2_ab	Core Power Supply 2
VSS	Ground
NC	No Connet

## 4.4 FUNCTIONAL BLOCK DIAGRAM



## 5.0 IDD SPEC TABLE

[Table 1] IDD Specification for 4G + 8G DDP 2 -Channel LPDDR2

	Symbol	Power Supply	1066Mbps	Units	Notes
IDD0	IDD0 <sub>1</sub>	VDD1	8.0	mA	3,14
	IDD0 <sub>2</sub>	VDD2	47.2	mA	3,14
	IDD0 <sub>IN</sub>	VDDCA + VDDQ	5.2	mA	3,4,14
IDD2P	IDD2P <sub>1</sub>	VDD1	1.5	mA	3,13
	IDD2P <sub>2</sub>	VDD2	3.3	mA	3,13
	IDD2P <sub>IN</sub>	VDDCA + VDDQ	0.3	mA	3,4,13
IDD2PS	IDD2PS <sub>1</sub>	VDD1	1.5	mA	3,13
	IDD2PS <sub>2</sub>	VDD2	3.3	mA	3,13
	IDD2PS <sub>IN</sub>	VDDCA + VDDQ	0.3	mA	3,4,13
IDD2N	IDD2N <sub>1</sub>	VDD1	2.0	mA	3,14
	IDD2N <sub>2</sub>	VDD2	15.2	mA	3,14
	IDD2N <sub>IN</sub>	VDDCA + VDDQ	3.2	mA	3,4,14
IDD2NS	IDD2NS <sub>1</sub>	VDD1	2.0	mA	3,14
	IDD2NS <sub>2</sub>	VDD2	8.2	mA	3,14
	IDD2NS <sub>IN</sub>	VDDCA + VDDQ	3.2	mA	3,4,14
IDD3P	IDD3P <sub>1</sub>	VDD1	2.5	mA	3,14
	IDD3P <sub>2</sub>	VDD2	6.2	mA	3,14
	IDD3P <sub>IN</sub>	VDDCA + VDDQ	0.3	mA	3,4,14
IDD3PS	IDD3PS <sub>1</sub>	VDD1	2.5	mA	3,14
	IDD3PS <sub>2</sub>	VDD2	6.2	mA	3,14
	IDD3PS <sub>IN</sub>	VDDCA + VDDQ	0.3	mA	3,4,14
IDD3N	IDD3N <sub>1</sub>	VDD1	3.0	mA	3,14
	IDD3N <sub>2</sub>	VDD2	17.2	mA	3,14
	IDD3N <sub>IN</sub>	VDDCA + VDDQ	3.2	mA	3,4,14
IDD3NS	IDD3NS <sub>1</sub>	VDD1	3.0	mA	3,14
	IDD3NS <sub>2</sub>	VDD2	9.2	mA	3,14
	IDD3NS <sub>IN</sub>	VDDCA + VDDQ	3.2	mA	3,4,14
IDD4R	IDD4R <sub>1</sub>	VDD1	3.0	mA	3,14
	IDD4R <sub>2</sub>	VDD2	152.2	mA	3,14
	IDD4R <sub>IN</sub>	VDDCA	3.1	mA	3,14
	IDD4R <sub>Q</sub>	VDDQ	140.1	mA	3,6,14
IDD4W	IDD4W <sub>1</sub>	VDD1	3.0	mA	3,14
	IDD4W <sub>2</sub>	VDD2	142.2	mA	3,14
	IDD4W <sub>IN</sub>	VDDCA + VDDQ	10.2	mA	3,4,14

Symbol			Power Supply	1066Mbps	Units	Notes
IDD5	IDD5 <sub>1</sub>		VDD1	19.0	mA	3,14
	IDD5 <sub>2</sub>		VDD2	127.2	mA	3,14
	IDD5 <sub>IN</sub>		VDDCA + VDDQ	3.2	mA	3,4,14
IDD5AB	IDD5AB <sub>1</sub>		VDD1	4.0	mA	3,14
	IDD5AB <sub>2</sub>		VDD2	15.2	mA	3,14
	IDD5AB <sub>IN</sub>		VDDCA + VDDQ	3.2	mA	3,4,14
IDD5PB	IDD5PB <sub>1</sub>		VDD1	4.0	mA	1,3,14
	IDD5PB <sub>2</sub>		VDD2	24.2	mA	1,3,14
	IDD5PB <sub>IN</sub>		VDDCA + VDDQ	3.2	mA	1,3,4,14
IDD6	IDD6 <sub>1</sub>	45°C	VDD1	0.54	mA	2,3,8,9,10,13
		85°C		2.7		
	IDD6 <sub>2</sub>	45°C	VDD2	2.4	mA	2,3,8,9,10,13
		85°C		10.2		
	IDD6 <sub>IN</sub>	45°C	VDDCA + VDDQ	0.06	mA	2,3,4,8,9,10,13
		85°C		0.3		
IDD8	IDD8 <sub>1</sub>	45°C	VDD1	30	uA	3,11,12,13
		85°C		60		
	IDD8 <sub>2</sub>	45°C	VDD2	75	uA	3,11,12,13
		85°C		150		
	IDD8 <sub>IN</sub>	45°C	VDDCA + VDDQ	45	uA	3,4,11,12,13
		85°C		90		

**NOTE :**

- 1) Per Bank Refresh only applicable for LPDDR2 devices of 1Gb or higher densities.
- 2) This is the general definition that applies to full array Self Refresh. Refer to Table 44, IDD6 Partial Array Self-Refresh Current for details of Partial Array Self Refresh IDD6 specification.
- 3) IDD values published are the maximum of the distribution of the arithmetic mean.
- 4) Measured currents are the summation of VDDQ and VDDCA.
- 5) To calculate total current consumption, the currents of all active operations must be considered.
- 6) Guaranteed by design with output load of 5pF and RON=40Ohm..
- 7) IDD current specifications are tested after the device is properly initialized.
- 8) In addition, supplier data sheets may include additional Self Refresh IDD values for temperature subranges within the Standard or Extended Temperature Ranges.
- 9) 1x Self-Refresh Rate is the rate at which the LPDDR2 device is refreshed internally during Self-Refresh before going into the Extended Temperature range.
- 10) IDD6 85°C is guaranteed, IDD6 45°C is typical values.
- 11) IDD8 85°C is guaranteed, IDD8 45°C is typical values.
- 12) DPD (Deep Power Down) function is an optional feature, and it will be enabled upon request.  
Please contact Samsung for more information.
- 13) These specification values are under same condition of the both chips selected at the same time.
- 14) These specification values are under IDD2PS condition of the other unselected chip.

## CH.A 4Gb LPDDR2 SDRAM (256M x32)

**LPDDR2 SDRAM SPECIFICATION****4G = 128M x 32 (16M x 32 x 8 banks)****1.0 KEY FEATURE**

- Double-data rate architecture; two data transfers per clock cycle
- Bidirectional data strobes (DQS,  $\overline{\text{DQS}}$ ), These are transmitted/received with data to be used in capturing data at the receiver
- Differential clock inputs (CK and  $\overline{\text{CK}}$ )
- Differential data strobes (DQS and  $\overline{\text{DQS}}$ )
- Commands & addresses entered on both positive and negative CK edges; data and data mask referenced to both edges of DQS
- 8 internal banks for concurrent operation
- Data mask (DM) for write data
- Burst Length: 4 (default), 8 or 16
- Burst Type: Sequential or Interleave
- Read & Write latency : Refer to Table 47 LPDDR2 AC Timing Table
- Auto Precharge option for each burst access
- Configurable Drive Strength
- Auto Refresh and Self Refresh Modes
- Partial Array Self Refresh and Temperature Compensated Self Refresh
- Deep Power Down Mode
- HSUL\_12 compatible inputs
- VDD1/VDD2/VDDQ/VDDCA  
: 1.8V/1.2V/1.2V/1.2V
- No DLL : CK to DQS is not synchronized
- Edge aligned data output, center aligned data input
- Auto refresh duty cycle : 3.9us

**2.0 ORDERING INFORMATION**

Part No.	Org.	Temperature	Max Frequency	Interface
K4P4G324EQ-*GC2	x32	Tc=-25~85°C	1066Mbps (tCK=1.875ns)	HSUL_12

## 3.0 LPDDR2 SDRAM ADDRESSING

[Table 1] LPDDR2 SDRAM Addressing

Items		4Gb
Number of Banks		8
Bank Addresses		BA0-BA2
$t_{REFI}(us)^{2)}$		3.9
x16	Row Addresses	R0-R13
	Column Addresses <sup>1)</sup>	C0-C10
x32	Row Addresses	R0-R13
	Column Addresses <sup>1)</sup>	C0-C9

**NOTE :**

1) The least-significant column address C0 is not transmitted on the CA bus, and is implied to be zero.

2)  $t_{REFI}$  values for all bank refresh is  $T_c = -25\sim 85^{\circ}C$ ,  $T_c$  means Operating Case Temperature

3) Row and Column Address values on the CA bus that are not used are "don't care."



## 4.0 INPUT/OUTPUT FUNCTIONAL DESCRIPTION

[Table 2] Pad Definition and Description

Name	Type	Description
CK, $\overline{\text{CK}}$	Input	<b>Clock:</b> CK and $\overline{\text{CK}}$ are differential clock inputs. All Double Data Rate (DDR) CA inputs are sampled on both positive and negative edge of CK. Single Data Rate (SDR) inputs, $\overline{\text{CS}}$ and CKE, are sampled at the positive Clock edge. Clock is defined as the differential pair, CK and $\overline{\text{CK}}$ . The positive Clock edge is defined by the cross point of a rising CK and a falling $\overline{\text{CK}}$ . The negative Clock edge is defined by the cross point of a falling CK and a rising $\overline{\text{CK}}$ .
CKE	Input	<b>Clock Enable:</b> CKE HIGH activates and CKE LOW deactivates internal clock signals and therefore device input buffers and output drivers. Power savings modes are entered and exited through CKE transitions. CKE is considered part of the command code. See Command truth table for command code descriptions. CKE is sampled at the positive Clock edge.
$\overline{\text{CS}}$	Input	<b>Chip Select:</b> $\overline{\text{CS}}$ is considered part of the command code. See Command truth table for command code descriptions. $\overline{\text{CS}}$ is sampled at the positive Clock edge.
CA0 - CA9	Input	<b>DDR Command/Address Inputs:</b> Uni-directional command/address bus inputs. CA is considered part of the command code. See Command truth table for command code descriptions.
DQ0 - DQ15 (x16) DQ0 - DQ31 (x32)	I/O	<b>Data Inputs/Outputs:</b> Bi-directional data bus
DQS0 - DQS1 $\overline{\text{DQS0}} - \overline{\text{DQS1}}$ (x16) DQS0 - DQS3 $\overline{\text{DQS0}} - \overline{\text{DQS3}}$ (x32)	I/O	<b>Data Strokes (Bi-directional, Differential):</b> The data strobe is bi-directional (used for read and write data) and Differential (DQS and $\overline{\text{DQS}}$ ). It is output with read data and input with write data. DQS is edge-aligned to read data and centered with write data.  For x16, DQS0 and $\overline{\text{DQS0}}$ correspond to the data on DQ0 - DQ7, DQS1 and $\overline{\text{DQS1}}$ to the data on DQ8 - DQ15. For x32, DQS0 and $\overline{\text{DQS0}}$ correspond to the data on DQ0 - DQ7, DQS1 and $\overline{\text{DQS1}}$ to the data on DQ8 - DQ15, DQS2 and $\overline{\text{DQS2}}$ to the data on DQ16 - DQ23, DQS3 and $\overline{\text{DQS3}}$ to the data on DQ24 - DQ31.
DM0 - DM1 (x16) DM0 - DM3 (x32)	Input	<b>Input Data Mask:</b> DM is the input mask signal for write data. Input data is masked when DM is sampled HIGH coincident with that input data during a Write access. DM is sampled on both edges of DQS. Although DM is for input only, the DM loading shall match the DQ and DQS (or $\overline{\text{DQS}}$ ).  DM0 is the input data mask signal for the data on DQ0-7. For x16 and x32 devices, DM1 is the input data mask signal for the data on DQ8-15. For x32 device, DM2 is the input data mask signal for the data on DQ16-23 and DM3 is the input data mask signal for the data on DQ24-31.
V <sub>DD1</sub>	Supply	<b>Core Power Supply 1:</b> Core power supply.
V <sub>DD2</sub>	Supply	<b>Core Power Supply 2:</b> Core power supply.
V <sub>DDCA</sub>	Supply	<b>Input Receiver Power Supply:</b> Power supply for CA0-9, CKE, $\overline{\text{CS}}$ , CK, and $\overline{\text{CK}}$ input buffers.
V <sub>DDQ</sub>	Supply	<b>I/O Power Supply:</b> Power supply for Data input/output buffers.
V <sub>Ref</sub> (CA)	Supply	<b>Reference Voltage for CA Command and Control Input Receiver:</b> Reference voltage for all CA0-9, CKE, $\overline{\text{CS}}$ , CK, and $\overline{\text{CK}}$ input buffers.
V <sub>Ref</sub> (DQ)	Supply	<b>Reference Voltage for DQ Input Receiver:</b> Reference voltage for all Data input buffers.
V <sub>SS</sub>	Supply	<b>Ground</b>
V <sub>SSCA</sub>	Supply	<b>Ground for Input Receivers</b>
V <sub>SSQ</sub>	Supply	<b>I/O Ground</b>
ZQ	I/O	<b>Reference Pin for Output Drive Strength Calibration</b>

**NOTE :**

1) Data includes DQ and DM.

## 5.0 FUNCTIONAL DESCRIPTION

This device contains the following number of bits:

4Gb has 4,294,967,296 bits

All LPDDR2 devices use a double data rate architecture on the Command/Address (CA) bus to reduce the number of input pins in the system. The 10-bit CA bus contains command, address, and Bank/Row Buffer information. Each command uses one clock cycle, during which command information is transferred on both the positive and negative edge of the clock.

LPDDR2 uses a double data rate architecture on the DQ pins to achieve high speed operation. The double data rate architecture is essentially a 4n prefetch architecture with an interface designed to transfer two data bits per DQ every clock cycle at the I/O pins. A single read or write access for the LPDDR2 effectively consists of a single 4n-bit wide, one clock cycle data transfer at the internal SDRAM core and four corresponding n-bit wide, one-half-clock-cycle data transfers at the I/O pins.

Read and write accesses to the LPDDR2 are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence.

For LPDDR2 devices, accesses begin with the registration of an Activate command, which is then followed by a Read or Write command. The address and BA bits registered coincident with the Activate command are used to select the row and the Bank to be accessed. The address bits registered coincident with the Read or Write command are used to select the Bank and the starting column location for the burst access.

Prior to normal operation, the LPDDR2 must be initialized. The following section provides detailed information covering device initialization, register definition, command description and device operation.

## 5.1 Simplified LPDDR2 Bus Interface State Diagram

The simplified LPDDR2 bus interface state diagram provides a simplified illustration of allowed state transitions and the related commands to control them. For a complete definition of the device behavior, the information provided by the state diagram should be integrated with the truth tables and timing specification.

The truth tables provide complementary information to the state diagram, they clarify the device behavior and the applied restrictions when considering the actual state of all the banks.

For the command definition, see datasheet of [Command Definition & Timing Diagram].




Figure 1. LPDDR2: Simplified Bus Interface State Diagram

**NOTE :**

1) For LPDDR2-SDRAM in the Idle state, all banks are precharged.

## 5.2 Mode Register Definition

### 5.2.1 Mode Register Assignment and Definition in LPDDR2 SDRAM

[Table 3] Mode Register Assignment in LPDDR2 SDRAM (Common part) shows the 16 common mode registers for LPDDR2 SDRAM. [Table 4] Mode Register Assignment in LPDDR2 SDRAM (SDRAM part) shows only LPDDR2 SDRAM mode registers and [Table 5] Mode Register Assignment in LPDDR2 SDRAM (NVM Part) shows only LPDDR2 NVM mode registers. Additionally [Table 6] Mode Register Assignment in LPDDR2 SDRAM (DQ Calibration and Reset Command) shows RFU mode registers and Reset Command.

Each register is denoted as “R” if it can be read but not written, “W” if it can be written but not read, and “R/W” if it can be read and written.

Mode Register Read command shall be used to read a register. Mode Register Write command shall be used to write a register.

[Table 3] Mode Register Assignment in LPDDR2 SDRAM (Common part)

MR#	MA <7:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
0	00 <sub>H</sub>	Device Info.	R	(RFU)			RZQI		(RFU)	DI	DAI
1	01 <sub>H</sub>	Device Feature 1	W	nWR (for AP)			WC	BT	BL		
2	02 <sub>H</sub>	Device Feature 2	W	(RFU)				RL & WL			
3	03 <sub>H</sub>	I/O Config-1	W	(RFU)				DS			
4	04 <sub>H</sub>	Refresh Rate	R	TUF	(RFU)				Refresh Rate		
5	05 <sub>H</sub>	Basic Config-1	R	LPDDR2 Manufacturer ID							
6	06 <sub>H</sub>	Basic Config-2	R	Revision ID1							
7	07 <sub>H</sub>	Basic Config-3	R	Revision ID2							
8	08 <sub>H</sub>	Basic Config-4	R	I/O width		Density				Type	
9	09 <sub>H</sub>	Test Mode	W	Vendor-Specific Test Mode							
10	0A <sub>H</sub>	IO Calibration	W	Calibration Code							
11:15	0B <sub>H</sub> ~0F <sub>H</sub>	(reserved)		(RFU)							

[Table 4] Mode Register Assignment in LPDDR2 SDRAM (SDRAM part)

MR#	MA <7:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
16	10 <sub>H</sub>	PASR_Bank	W	Bank Mask							
17	11 <sub>H</sub>	PASR_Seg	W	Segment Mask (SDRAM only)							
18-19	12 <sub>H</sub> ~13 <sub>H</sub>	(Reserved)		(RFU)							

[Table 5] Mode Register Assignment in LPDDR2 SDRAM (NVM Part)

MR#	MA <7:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
20:31	14 <sub>H</sub> ~1F <sub>H</sub>	(Do Not Use)									

[Table 6] Mode Register Assignment in LPDDR2 SDRAM (DQ Calibration and Reset Command)

MR#	MA <7:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
32	20 <sub>H</sub>	DQ Calibration Pattern A	R	See "DQ Calibration" on Operations & Timing Diagram.							
33:39	21 <sub>H</sub> ~27 <sub>H</sub>	(Do Not Use)									
40	28 <sub>H</sub>	DQ Calibration Pattern B	R	See "DQ Calibration" on Operations & Timing Diagram.							
41:47	29 <sub>H</sub> ~2F <sub>H</sub>	(Do Not Use)									
48:62	30 <sub>H</sub> ~3E <sub>H</sub>	(Reserved)									
63	3F <sub>H</sub>	Reset	W								
64:126	40 <sub>H</sub> ~7E <sub>H</sub>	(Reserved)									
127	7F <sub>H</sub>	(Do Not Use)									
128:190	80 <sub>H</sub> ~BE <sub>H</sub>	(Reserved for Vendor Use)									
191	BF <sub>H</sub>	(Do Not Use)									
192:254	C0 <sub>H</sub> ~FE <sub>H</sub>	(Reserved for Vendor Use)									
255	FF <sub>H</sub>	(Do Not Use)									

The following notes apply to Table 3 Mode Register Assignment in LPDDR2 SDRAM (Common part), Table 4 Mode Register Assignment in LPDDR2 SDRAM (SDRAM part), Table 5 Mode Register Assignment in LPDDR2 SDRAM (NVM Part), and Table 6 Mode Register Assignment in LPDDR2 SDRAM (DQ Calibration and Reset Command):

**NOTE :**

- 1) RFU bits shall be set to '0' during Mode Register writes.
- 2) RFU bits shall be read as '0' during Mode Register reads.
- 3) All Mode Registers that are specified as RFU or write-only shall return undefined data when read and DQS,  $\overline{\text{DQS}}$  shall be toggled.
- 4) All Mode Registers that are specified as RFU shall not be written.
- 5) Writes to read-only registers shall have no impact on the functionality of the device.

MR0\_Device Information (MA<7:0> = 00<sub>H</sub>) :

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
(RFU)			RZQI		(RFU)	DI	DAI

DAI (Device Auto-Initialization Status)	Read-only	OP0	<b>0<sub>B</sub></b> : DAI complete <b>1<sub>B</sub></b> : DAI still in progress
DI (Device Information)	Read-only	OP1	<b>0<sub>B</sub></b> : SDRAM <b>1<sub>B</sub></b> : Do Not Use
RZQI (Built in Self Test for RZQ Information) <sup>1)</sup>	Read-only	OP4:OP3	<b>00<sub>B</sub></b> : RZQ self test not supported <b>01<sub>B</sub></b> : ZQ-pin may connect to VDDCA or float <b>10<sub>B</sub></b> : ZQ-pin may short to GND <b>11<sub>B</sub></b> : ZQ-pin self test completed, no error condition detected (ZQ-pin may not connect to VDDCA or float nor short to GND)

## NOTE :

1) RZQI, if supported, will be set upon completion of the MRW ZQ Initialization Calibration command.

2) If ZQ is connected to VDDCA to set default calibration, OP[4:3] shall be set to 01. If ZQ is not connected to VDDCA, either OP[4:3] = 01 or OP[4:3] = 10 might indicate a ZQ-pin assembly error. It is recommended that the assembly error is corrected.

3) In the case of possible assembly error (either OP[4:3]=01 or OP[4:3]=10 per Note 2), the LPDDR2 device will default to factory trim settings for RON, and will ignore ZQ calibration commands. In either case, the system may not function as intended.

4) In the case of the ZQ self-test returning a value of 11b, this result indicates that the device has detected a resistor connection to the ZQ pin. However, this result cannot be used to validate the ZQ resistor value or that the ZQ resistor tolerance meets the specified limits (i.e 240-ohm +/- 1%).

MR1\_Device Feature 1 (MA<7:0> = 01<sub>H</sub>) :

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
nWR (for AP)			WC	BT	BL		

BL	Write-only	OP<2:0>	<b>010<sub>B</sub></b> : BL4 (default) <b>011<sub>B</sub></b> : BL8 <b>100<sub>B</sub></b> : BL16 <b>All others</b> : Reserved
BT <sup>1)</sup>	Write-only	OP<3>	<b>0<sub>B</sub></b> : Sequential (default) <b>1<sub>B</sub></b> : Interleaved (allowed for SDRAM only)
WC	Write-only	OP<4>	<b>0<sub>B</sub></b> : Wrap (default) <b>1<sub>B</sub></b> : No wrap (allowed for SDRAM BL4 only)
nWR <sup>2)</sup>	Write-only	OP<7:5>	<b>001<sub>B</sub></b> : nWR=3 (default) <b>010<sub>B</sub></b> : nWR=4 <b>011<sub>B</sub></b> : nWR=5 <b>100<sub>B</sub></b> : nWR=6 <b>101<sub>B</sub></b> : nWR=7 <b>110<sub>B</sub></b> : nWR=8 <b>All others</b> : Reserved

## NOTE :

1) BL 16, interleaved is not an official combination to be supported.

2) Programmed value in nWR register is the number of clock cycles which determines when to start internal precharge operation for a write burst with AP enabled. It is determined by RU(tWR/tCK).

[Table 7] Burst Sequence by BL, BT, and WC

C3	C2	C1	C0	WC	BT	BL	Burst Cycle Number and Burst Address Sequence															
							1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
X	X	0 <sub>B</sub>	0 <sub>B</sub>	wrap	any	4	0	1	2	3												
X	X	1 <sub>B</sub>	0 <sub>B</sub>				2	3	0	1												
X	X	X	0 <sub>B</sub>	nw	any		y	y+1	y+2	y+3												
X	0 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>	wrap	seq	8	0	1	2	3	4	5	6	7								
X	0 <sub>B</sub>	1 <sub>B</sub>	0 <sub>B</sub>				2	3	4	5	6	7	0	1								
X	1 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>				4	5	6	7	0	1	2	3								
X	1 <sub>B</sub>	1 <sub>B</sub>	0 <sub>B</sub>				6	7	0	1	2	3	4	5								
X	0 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>				0	1	2	3	4	5	6	7								
X	0 <sub>B</sub>	1 <sub>B</sub>	0 <sub>B</sub>		int		2	3	0	1	6	7	4	5								
X	1 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>				4	5	6	7	0	1	2	3								
X	1 <sub>B</sub>	1 <sub>B</sub>	0 <sub>B</sub>				6	7	4	5	2	3	0	1								
X	X	X	0 <sub>B</sub>				nw	any	illegal (not allowed)													
0 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>	wrap	seq	16	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0 <sub>B</sub>	0 <sub>B</sub>	1 <sub>B</sub>	0 <sub>B</sub>				2	3	4	5	6	7	8	9	A	B	C	D	E	F	0	1
0 <sub>B</sub>	1 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>				4	5	6	7	8	9	A	B	C	D	E	F	0	1	2	3
0 <sub>B</sub>	1 <sub>B</sub>	1 <sub>B</sub>	0 <sub>B</sub>				6	7	8	9	A	B	C	D	E	F	0	1	2	3	4	5
1 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>				8	9	A	B	C	D	E	F	0	1	2	3	4	5	6	7
1 <sub>B</sub>	0 <sub>B</sub>	1 <sub>B</sub>	0 <sub>B</sub>				A	B	C	D	E	F	0	1	2	3	4	5	6	7	8	9
1 <sub>B</sub>	1 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>				C	D	E	F	0	1	2	3	4	5	6	7	8	9	A	B
1 <sub>B</sub>	1 <sub>B</sub>	1 <sub>B</sub>	0 <sub>B</sub>				E	F	0	1	2	3	4	5	6	7	8	9	A	B	C	D
X	X	X	0 <sub>B</sub>		int		illegal (not allowed)															
X	X	X	0 <sub>B</sub>	nw		any	illegal (not allowed)															

## NOTE :

1) C0 input is not present on CA bus. It is implied zero.

2) For BL=4, the burst address represents C1 - C0.

3) For BL=8, the burst address represents C2 - C0.

4) For BL=16, the burst address represents C3 - C0.

5) For no-wrap (nw), BL4, the burst shall not cross the page boundary and shall not cross sub-page boundary. The variable y may start at any address with C0 equal to 0 and may not start at any address in Table 8 below for the respective density and bus width combinations.

[Table 8] LPDDR2 Non Wrap Restrictions

4Gb	
Not across full page boundary	
x16	7FE, 7FF, 000, 001
x32	3FE, 3FF, 000, 001
Not across sub page boundary	
x16	3FE, 3FF, 400, 401
x32	None

## NOTE :

1) Non-wrap BL=4 data-orders shown above are prohibited.

MR2\_Device Feature 2 (MA<7:0> = 02<sub>H</sub>):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
(RFU)				RL & WL			

RL & WL	Write-only	OP<3:0>	<b>0001<sub>B</sub></b> : RL3 / WL1(default) <b>0010<sub>B</sub></b> : RL4 / WL2 <b>0011<sub>B</sub></b> : RL5 / WL2 <b>0100<sub>B</sub></b> : RL6 / WL3 <b>0101<sub>B</sub></b> : RL7 / WL4 <b>0110<sub>B</sub></b> : RL8 / WL4 <b>All others</b> : Reserved
---------	------------	---------	---

MR3\_I/O Configuration 1 (MA<7:0> = 03<sub>H</sub>):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
(RFU)				DS			

DS	Write-only	OP<3:0>	<b>0000<sub>B</sub></b> : Reserved <b>0001<sub>B</sub></b> : 34.3-ohm typical <b>0010<sub>B</sub></b> : 40-ohm typical (default) <b>0011<sub>B</sub></b> : 48-ohm typical <b>0100<sub>B</sub></b> : 60-ohm typical <b>0101<sub>B</sub></b> : Reserved for 68.6-ohm typical <b>0110<sub>B</sub></b> : 80-ohm typical <b>0111<sub>B</sub></b> : 120-ohm typical <b>All others</b> : Reserved
----	------------	---------	--



MR4\_Device Temperature (MA<7:0> = 04<sub>H</sub>)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
TUF	(RFU)				SDRAM Refresh Rate		

SDRAM Refresh Rate	Read-only	OP<2:0>	<b>000<sub>B</sub></b> : SDRAM Low temperature operating limit exceeded <b>001<sub>B</sub></b> : 4x t <sub>REFI</sub> , 4x t <sub>REFIpb</sub> , 4x t <sub>REFW</sub> <b>010<sub>B</sub></b> : 2x t <sub>REFI</sub> , 2x t <sub>REFIpb</sub> , 2x t <sub>REFW</sub> <b>011<sub>B</sub></b> : 1x t <sub>REFI</sub> , 1x t <sub>REFIpb</sub> , 1x t <sub>REFW</sub> (<=85°C) <b>100<sub>B</sub></b> : Reserved <b>101<sub>B</sub></b> : 0.25x t <sub>REFI</sub> , 0.25x t <sub>REFIpb</sub> , 0.25x t <sub>REFW</sub> , do not de-rate SDRAM AC timing <b>110<sub>B</sub></b> : 0.25x t <sub>REFI</sub> , 0.25x t <sub>REFIpb</sub> , 0.25x t <sub>REFW</sub> , de-rate SDRAM AC timing <b>111<sub>B</sub></b> : SDRAM High temperature operating limit exceeded
Temperature Update Flag (TUF)	Read-only	OP<7>	<b>0<sub>B</sub></b> : OP<2:0> value has not changed since last read of MR4. <b>1<sub>B</sub></b> : OP<2:0> value has changed since last read of MR4.

## NOTE :

- 1) A Mode Register Read from MR4 will reset OP7 to '0'.
- 2) OP7 is reset to '0' at power-up. OP[2:0] bits are undefined after power-up.
- 3) If OP2 equals '1', the device temperature is greater than 85°C.
- 4) OP7 is set to '1' if OP2:OP0 has changed at any time since the last read of MR4.
- 5) LPDDR2 might not operate properly when OP[2:0] = 000<sub>B</sub> or 111<sub>B</sub>.
- 6) For specified operating temperature range and maximum operating temperature refer to Input Leakage Current Table.
- 7) LPDDR2 devices shall be de-rated by adding 1.875 ns to the following core timing parameters: tRCD, tRC, tRAS, tRP, and tRRD. tDQSCK shall be de-rated according to the tDQSCK de-rating in Table 47 LPDDR2 AC Timing Table. Prevailing clock frequency spec and related setup and hold timings shall remain unchanged.
- 8) See "Temperature Sensor" on [Command Definition & Timing Diagram] for information on the recommended frequency of reading MR4.

MR5\_Basic Configuration 1 (MA<7:0> = 05<sub>H</sub>):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
LPDDR2 Manufacturer ID							

LPDDR2 Manufacturer ID	Read-only	OP<7:0>	<b>0000 0000<sub>B</sub></b> : Reserved <b>0000 0001<sub>B</sub></b> : Samsung <b>0000 0010<sub>B</sub></b> : Do Not Use <b>0000 0011<sub>B</sub></b> : Do Not Use <b>0000 0100<sub>B</sub></b> : Do Not Use <b>0000 0101<sub>B</sub></b> : Do Not Use <b>0000 0110<sub>B</sub></b> : Do Not Use <b>0000 0111<sub>B</sub></b> : Do Not Use <b>0000 1000<sub>B</sub></b> : Do Not Use <b>0000 1001<sub>B</sub></b> : Do Not Use <b>0000 1010<sub>B</sub></b> : Reserved <b>0000 1011<sub>B</sub></b> : Do Not Use <b>0000 1100<sub>B</sub></b> : Do Not Use <b>0000 1101<sub>B</sub></b> : Do Not Use <b>0000 1110<sub>B</sub></b> : Do Not Use <b>1111 1110<sub>B</sub></b> : Do Not Use <b>1111 1111<sub>B</sub></b> : Do Not Use <b>All others</b> : Reserved
------------------------	-----------	---------	--

**MR6\_Basic Configuration 2 (MA<7:0> = 06<sub>H</sub>):**

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
Revision ID1							

Revision ID1	Read-only	OP<7:0>	00010001 <sub>B</sub> : Q-version
--------------	-----------	---------	-----------------------------------

**NOTE :**

1) MR6 is vendor specific.

**MR7\_Basic Configuration 3 (MA<7:0> = 07<sub>H</sub>):**

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
Revision ID2							

Revision ID2	Read-only	OP<7:0>	00000000 <sub>B</sub> : A-version
--------------	-----------	---------	-----------------------------------

**NOTE :**

1) MR7 is vendor specific.

**MR8\_Basic Configuration 4 (MA<7:0> = 08<sub>H</sub>) :**

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
I/O width		Density				Type	

Type	Read-only	OP<1:0>	00 <sub>B</sub> : SDRAM 01 <sub>B</sub> : Reserved 10 <sub>B</sub> : Do Not Use 11 <sub>B</sub> : Reserved
Density	Read-only	OP<5:2>	0000 <sub>B</sub> : 64Mb 0001 <sub>B</sub> : 128Mb 0010 <sub>B</sub> : 256Mb 0011 <sub>B</sub> : 512Mb 0100 <sub>B</sub> : 1Gb 0101 <sub>B</sub> : 2Gb 0110 <sub>B</sub> : 4Gb 0111 <sub>B</sub> : 8Gb 1000 <sub>B</sub> : 16Gb 1001 <sub>B</sub> : 32Gb all others: reserved
I/O width	Read-only	OP<7:6>	00 <sub>B</sub> : x32 01 <sub>B</sub> : x16 10 <sub>B</sub> : x8 11 <sub>B</sub> : Do Not Use

**MR9\_Test Mode (MA<7:0> = 09<sub>H</sub>):**

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
Vendor-specific Test Mode							

**MR10\_Calibration (MA<7:0> = 0A<sub>H</sub>):**

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
Calibration Code							

Calibration Code	Write-only	OP<7:0>	<b>0xFF</b> : Calibration command after initialization <b>0xAB</b> : Long calibration <b>0x56</b> : Short calibration <b>0xC3</b> : ZQ Reset <b>others</b> : Reserved
------------------	------------	---------	---

**NOTE :**

- 1) Host processor shall not write MR10 with "Reserved" values.
- 2) LPDDR2 devices shall ignore calibration command when a "Reserved" value is written into MR10.
- 3) See AC timing table for the calibration latency.
- 4) If ZQ is connected to V<sub>SSCA</sub> through R<sub>ZQ</sub>, either the ZQ calibration function (see "Mode Register Write ZQ Calibration Command" on [Command Definition & Timing Diagram]) or default calibration (through the ZQreset command) is supported. If ZQ is connected to V<sub>DDCA</sub>, the device operates with default calibration, and ZQ calibration commands are ignored. In both cases, the ZQ connection shall not change after power is applied to the device.
- 5) LPDDR2 devices that do not support calibration shall ignore the ZQ Calibration command.
- 6) Optionally, the MRW ZQ Initialization Calibration command will update MR0 to indicate RZQ pin connection.

**MR\_11:15\_(Reserved) (MA<7:0> = 0B<sub>H</sub>-0F<sub>H</sub>):****MR\_16\_PASR\_Bank Mask (MA<7:0> = 010<sub>H</sub>):**

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
Bank Mask (4-Bank or 8-Bank)							

**SDRAM:**

Bank <7:0> Mask <sup>1)</sup>	Write-only	OP<7:0>	<b>0<sub>B</sub></b> : refresh enable to the bank (=unmasked, default) <b>1<sub>B</sub></b> : refresh blocked (=masked)
-------------------------------	------------	---------	--

**NOTE :**

- 1) For 4 bank SDRAM, only OP<3:0> are used.

OP	Bank Mask	4 Bank	8 Bank
0	XXXXXXX1	Bank 0	Bank 0
1	XXXXXX1X	Bank 1	Bank 1
2	XXXXX1XX	Bank 2	Bank 2
3	XXXX1XXX	Bank 3	Bank 3
4	XXX1XXXX	-	Bank 4
5	XX1XXXXX	-	Bank 5
6	X1XXXXXX	-	Bank 6
7	1XXXXXXX	-	Bank 7

**MR17\_PASR\_Segment Mask (MA<7:0> = 011<sub>H</sub>): 1Gb ~ 8Gb S4 SDRAM only**

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
Segment Mask							

Segment <7:0> Mask	Write-only	OP<7:0>	0 <sub>B</sub> : refresh enable to the segment (=unmasked, default) 1 <sub>B</sub> : refresh blocked (=masked)
--------------------	------------	---------	---

			1Gb	2Gb/4Gb	8Gb
Segment	OP	Segment Mask	R12:10	R13:11	R14:12
0	0	XXXXXXXX1	000 <sub>B</sub>		
1	1	XXXXXX1X	001 <sub>B</sub>		
2	2	XXXXX1XX	010 <sub>B</sub>		
3	3	XXXX1XXX	011 <sub>B</sub>		
4	4	XXX1XXXX	100 <sub>B</sub>		
5	5	XX1XXXXX	101 <sub>B</sub>		
6	6	X1XXXXXX	110 <sub>B</sub>		
7	7	1XXXXXXX	111 <sub>B</sub>		

**NOTE :**

1) This table indicates the range of row addresses in each masked segment. X is do not care for a particular segment.

**MR18-19\_(Reserved) (MA<7:0> = 012<sub>H</sub> - 013<sub>H</sub>):****MR20-31\_(Do Not Use) (MA<7:0> = 14<sub>H</sub>-1F<sub>H</sub>):****MR32\_DQ Calibration Pattern A (MA<7:0>=20<sub>H</sub>):**

Reads to MR32 return DQ Calibration Pattern "A". See "DQ Calibration" on Operations & Timing Diagram.

**MR33:39\_(Do Not Use) (MA<7:0> = 21<sub>H</sub>-27<sub>H</sub>):****MR40\_DQ Calibration Pattern B (MA<7:0>=28<sub>H</sub>):**

Reads to MR40 return DQ Calibration Pattern "B". See "DQ Calibration" on Operations & Timing Diagram.

**MR41:47\_(Do Not Use) (MA<7:0> = 29<sub>H</sub>-2F<sub>H</sub>):****MR48:62\_(Reserved) (MA<7:0> = 30<sub>H</sub>-3E<sub>H</sub>):****MR63\_Reset (MA<7:0> = 3F<sub>H</sub>): MRW only**

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
X							

**NOTE :**

1) For additional information on MRW RESET see "Mode Register Write Command" on [Command Definition & Timing Diagram].

**MR64:126\_(Reserved) (MA<7:0> = 40<sub>H</sub>-7E<sub>H</sub>):****MR127\_(Do Not Use) (MA<7:0> = 7F<sub>H</sub>):****MR128:190\_(Reserved for Vendor Use) (MA<7:0> = 80<sub>H</sub>-BE<sub>H</sub>):****MR191\_(Do Not Use) (MA<7:0> = BF<sub>H</sub>):****MR192:254\_(Reserved for Vendor Use) (MA<7:0> = C0<sub>H</sub>-FE<sub>H</sub>):****MR255:(Do Not Use) (MA<7:0> = FF<sub>H</sub>):**

## 6.0 TRUTH TABLES

### 6.1 Truth Tables

Operation or timing that is not specified is illegal, and after such an event, in order to guarantee proper operation, the LPDDR2 device must be powered down and then restarted through the specified initialization sequence before normal operation can continue.

[Table 9] Command truth table

	SDR Command Pins			DDR CA pins (10)										
SDRAM Command	CKE		$\overline{\text{CS}}$	CA0	CA1	CA2	CA3	CA4	CA5	CA6	CA7	CA8	CA9	CK EDGE
	CK(n-1)	CK(n)												
MRW	H	H	L	L	L	L	L	MA0	MA1	MA2	MA3	MA4	MA5	
			X	MA6	MA7	OP0	OP1	OP2	OP3	OP4	OP5	OP6	OP7	
MRR	H	H	L	L	L	L	H	MA0	MA1	MA2	MA3	MA4	MA5	
			X	MA6	MA7	X								
Refresh (per bank) <sup>11)</sup>	H	H	L	L	L	H	L	X						
			X	X										
Refresh (all bank)	H	H	L	L	L	H	H	X						
			X	X										
Enter Self Refresh	H	L	L	L	L	H	X							
	X		X	X										
Activate (bank)	H	H	L	L	H	R8/a15	R9/a16	R10/a17	R11/a18	R12/a19	BA0	BA1	BA2	
			X	R0/a5	R1/a6	R2/a7	R3/a8	R4/a9	R5/a10	R6/a11	R7/a12	R13/a13	R14/a14	
Write (bank)	H	H	L	H	L	L	RFU	RFU	C1	C2	BA0	BA1	BA2	
			X	AP <sup>3),4)</sup>	C3	C4	C5	C6	C7	C8	C9	C10	C11	
Read (bank)	H	H	L	H	L	H	RFU	RFU	C1	C2	BA0	BA1	BA2	
			X	AP <sup>3),4)</sup>	C3	C4	C5	C6	C7	C8	C9	C10	C11	
Precharge (pre bank, all bank)	H	H	L	H	H	L	H	AB/a30	X/a31	/a32	BA0	BA1	BA2	
			X	X/a20	X/a21	X/a22	X/a23	X/a24	X/a25	X/a26	X/a27	X/a28	X/a29	
BST	H	H	L	H	H	L	L	X						
			X	X										
Enter Deep Power Down	H	L	L	H	H	L	X							
	X		X	X										
NOP	H	H	L	H	H	H	X							
			X	X										
Maintain PD, SREF, DPD (NOP)	L	L	L	H	H	H	X							
			X	X										
NOP	H	H	H	X										
			X	X										
Maintain PD, SREF, DPD (NOP)	L	L	H	X										
			X	X										
Enter Power Down	H	L	H	X										
	X		X	X										
Exit PD, SREF, DPD	L	H	H	X										
	X		X	X										

**NOTE:**

- 1) All LPDDR2 commands are defined by states of  $\overline{CS}$ , CA0, CA1, CA2, CA3, and CKE at the rising edge of the clock.
- 2) For LPDDR2 SDRAM, Bank addresses BA0, BA1, BA2 (BA) determine which bank is to be operated upon.
- 3) AP is significant only to SDRAM.
- 4) AP "high" during a READ or WRITE command indicates that an auto-precharge will occur to the bank associated with the READ or WRITE command.
- 5) "X" means "H or L (but a defined logic level)"
- 6) Self refresh exit and Deep Power Down exit are asynchronous.
- 7)  $V_{Ref}$  must be between 0 and VDDQ during Self Refresh and Deep Power Down operation.
- 8) CAxr refers to command/address bit "x" on the rising edge of clock.
- 9) CAxf refers to command/address bit "x" on the falling edge of clock.
- 10)  $\overline{CS}$  and CKE are sampled at the rising edge of clock.
- 11) Per Bank Refresh is only allowed in devices with 8 banks.
- 12) The least-significant column address C0 is not transmitted on the CA bus, and is implied to be zero.
- 13) AB "high" during Precharge command indicates that all bank Precharge will occur. In this case, Bank Address is do-not-care.

## 6.2 LPDDR2-SDRAM Truth Tables

The truth tables provide complementary information to the state diagram, they clarify the device behavior and the applied restrictions when considering the actual state of all the Banks.

[Table 10] LPDDR2 : CKE Table

Device Current State <sup>3)</sup>	CKE <sub>n-1</sub> <sup>1)</sup>	CKE <sub>n</sub> <sup>1)</sup>	$\overline{CS}$ <sup>2)</sup>	Command n <sup>4)</sup>	Operation n <sup>4)</sup>	Device Next State	Notes
Active Power Down	L	L	X	X	Maintain Active Power Down	Active Power Down	
	L	H	H	NOP	Exit Active Power Down	Active	6, 9
Idle Power Down	L	L	X	X	Maintain Idle Power Down	Idle Power Down	
	L	H	H	NOP	Exit Idle Power Down	Idle	6, 9
Resetting Power Down	L	L	X	X	Maintain Resetting Power Down	Resetting Power Down	
	L	H	H	NOP	Exit Resetting Power Down	Idle or Resetting	6, 9, 12
Deep Power Down	L	L	X	X	Maintain Deep Power Down	Deep Power Down	
	L	H	H	NOP	Exit Deep Power Down	Power On	8
Self Refresh	L	L	X	X	Maintain Self Refresh	Self Refresh	
	L	H	H	NOP	Exit Self Refresh	Idle	7, 10
Bank(s) Active	H	L	H	NOP	Enter Active Power Down	Active Power Down	
All Banks Idle	H	L	H	NOP	Enter Idle Power Down	Idle Power Down	
	H	L	L	Enter Self-Refresh	Enter Self Refresh	Self Refresh	
	H	L	L	Deep Power Down	Enter Deep Power Down	Deep Power Down	
Resetting	H	L	H	NOP	Enter Resetting Power Down	Resetting Power Down	
	H	H	Refer to the Command Truth Table				

### NOTE :

- 1) "CKE<sub>n</sub>" is the logic state of CKE at clock rising edge n; "CKE<sub>n-1</sub>" was the state of CKE at the previous clock edge.
- 2) " $\overline{CS}$ " is the logic state of  $\overline{CS}$  at the clock rising edge n;
- 3) "Current state" is the state of the LPDDR2 device immediately prior to clock edge n.
- 4) "Command n" is the command registered at clock edge N, and "Operation n" is a result of "Command n".
- 5) All states and sequences not shown are illegal or reserved unless explicitly described elsewhere in this document.
- 6) Power Down exit time (t<sub>XP</sub>) should elapse before a command other than NOP is issued.
- 7) Self-Refresh exit time (t<sub>XSR</sub>) should elapse before a command other than NOP is issued.
- 8) The Deep Power-Down exit procedure must be followed as discussed in the Deep Power-Down section of the Functional Description.
- 9) The clock must toggle at least twice during the t<sub>XP</sub> period.
- 10) The clock must toggle at least twice during the t<sub>XSR</sub> time.
- 11) 'X' means 'Don't care'.
- 12) Upon exiting Resetting Power Down, the device will return to the Idle state if tINIT5 has expired.

[Table 11] Current State Bank n - Command to Bank n

Current State	Command	Operation	Next State	NOTES
Any	NOP	Continue previous operation	Current State	
Idle	ACTIVATE	Select and activate row	Active	
	Refresh (Per Bank)	Begin to refresh	Refreshing (Per Bank)	6
	Refresh (All Bank)	Begin to refresh	Refreshing(All Bank)	7
	MRW	Load value to Mode Register	MR Writing	7
	MRR	Read value from Mode Register	Idle MR Reading	
	Reset	Begin Device Auto-Initialization	Resetting	7, 8
	Precharge	Deactivate row in bank or banks	Precharging	9, 15
Row Active	Read	Select column, and start read burst	Reading	
	Write	Select column, and start write burst	Writing	
	MRR	Read value from Mode Register	Active MR Reading	
	Precharge	Deactivate row in bank or banks	Precharging	9
Reading	Read	Select column, and start new read burst	Reading	10, 11
	Write	Select column, and start write burst	Writing	10, 11, 12
	BST	Read burst terminate	Active	13
Writing	Write	Select column, and start new write burst	Writing	10, 11
	Read	Select column, and start read burst	Reading	10, 11, 14
	BST	Write burst terminate	Active	13
Power On	Reset	Begin Device Auto-Initialization	Resetting	7, 9
Resetting	MRR	Read value from Mode Register	Resetting MR Reading	

**NOTE :**

- 1) The table applies when both CKEn-1 and CKEn are HIGH, and after  $t_{XSR}$  or  $t_{XP}$  has been met if the previous state was Power Down.
- 2) All states and sequences not shown are illegal or reserved.
- 3) Current State Definitions:
  - Idle: The bank or banks have been precharged, and  $t_{RP}$  has been met.
  - Active: A row in the bank has been activated, and  $t_{RCD}$  has been met. No data bursts / accesses and no register accesses are in progress.
  - Reading: A Read burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.
  - Writing: A Write burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.
- 4) The following states must not be interrupted by a command issued to the same bank. NOP commands or allowable commands to the other bank should be issued on any clock edge occurring during these states. Allowable commands to the other banks are determined by its current state and [Table 2] PinPad Definition and Description, and according to [Table 1] LPDDR2 SDRAM Addressing.
  - Precharging: starts with the registration of a Precharge command and ends when  $t_{RP}$  is met. Once  $t_{RP}$  is met, the bank will be in the idle state.
  - Row Activating: starts with registration of an Activate command and ends when  $t_{RCD}$  is met. Once  $t_{RCD}$  is met, the bank will be in the 'Active' state.
  - Read with AP Enabled: starts with the registration of the Read command with Auto Precharge enabled and ends when  $t_{RP}$  has been met. Once  $t_{RP}$  has been met, the bank will be in the idle state.
  - Write with AP Enabled: starts with registration of a Write command with Auto Precharge enabled and ends when  $t_{RP}$  has been met. Once  $t_{RP}$  is met, the bank will be in the idle state.
- 5) The following states must not be interrupted by any executable command; NOP commands must be applied to each positive clock edge during these states.
  - Refreshing (Per Bank): starts with registration of an Refresh (Per Bank) command and ends when  $t_{RFCpb}$  is met. Once  $t_{RFCpb}$  is met, the bank will be in an 'idle' state.
  - Refreshing (All Bank): starts with registration of an Refresh (All Bank) command and ends when  $t_{RFCab}$  is met. Once  $t_{RFCab}$  is met, the device will be in an 'all banks idle' state.
  - Idle MR Reading: starts with the registration of a MRR command and ends when  $t_{MRR}$  has been met. Once  $t_{MRR}$  has been met, the bank will be in the Idle state.
  - Resetting MR Reading: starts with the registration of a MRR command and ends when  $t_{MRR}$  has been met. Once  $t_{MRR}$  has been met, the bank will be in the Resetting state.
  - Active MR Reading: starts with the registration of a MRR command and ends when  $t_{MRR}$  has been met. Once  $t_{MRR}$  has been met, the bank will be in the Active state.
  - MR Writing: starts with the registration of a MRW command and ends when  $t_{MRW}$  has been met. Once  $t_{MRW}$  has been met, the bank will be in the Idle state.
  - Precharging All: starts with the registration of a Precharge-All command and ends when  $t_{RP}$  is met. Once  $t_{RP}$  is met, the bank will be in the idle state.
- 6) Bank-specific; requires that the bank is idle and no bursts are in progress.
- 7) Not bank-specific; requires that all banks are idle and no bursts are in progress.
- 8) Not bank-specific reset command is achieved through Mode Register Write command.
- 9) This command may or may not be bank specific. If all banks are being precharged, they must be in a valid state for precharging.
- 10) A command other than NOP should not be issued to the same bank while a Read or Write burst with Auto Precharge is enabled.
- 11) The new Read or Write command could be Auto Precharge enabled or Auto Precharge disabled.
- 12) A Write command may be applied after the completion of the Read burst; otherwise, a BST must be used to end the Read prior to asserting a Write command.
- 13) Not bank-specific. Burst Terminate (BST) command affects the most recent read/write burst started by the most recent Read/Write command, regardless of bank.
- 14) A Read command may be applied after the completion of the Write burst; otherwise, a BST must be used to end the Write prior to asserting a Read command.
- 15) If a Precharge command is issued to a bank in the Idle state,  $t_{RP}$  shall still apply.



[Table 12] Current State Bank n - Command to Bank m

Current State of Bank n	Command for Bank m	Operation	Next State for Bank m	NOTES
Any	NOP	Continue previous operation	Current State of Bank m	
Idle	Any	Any command allowed to Bank m	-	18
Row Activating, Active, or Precharging	Activate	Select and activate row in Bank m	Active	7
	Read	Select column, and start read burst from Bank m	Reading	8
	Write	Select column, and start write burst to Bank m	Writing	8
	Precharge	Deactivate row in bank or banks	Precharging	9
	MRR	Read value from Mode Register	Idle MR Reading or Active MR Reading	10, 11, 13
	BST	Read or Write burst terminate an ongoing Read/Write from/to Bank m	Active	18
Reading (Autoprecharge disabled)	Read	Select column, and start read burst from Bank m	Reading	8
	Write	Select column, and start write burst to Bank m	Writing	8, 14
	Activate	Select and activate row in Bank m	Active	
	Precharge	Deactivate row in bank or banks	Precharging	9
Writing (Autoprecharge disabled)	Read	Select column, and start read burst from Bank m	Reading	8, 16
	Write	Select column, and start write burst to Bank m	Writing	8
	Activate	Select and activate row in Bank m	Active	
	Precharge	Deactivate row in bank or banks	Precharging	9
Reading with Autoprecharge	Read	Select column, and start read burst from Bank m	Reading	8, 15
	Write	Select column, and start write burst to Bank m	Writing	8, 14, 15
	Activate	Select and activate row in Bank m	Active	
	Precharge	Deactivate row in bank or banks	Precharging	9
Writing with Autoprecharge	Read	Select column, and start read burst from Bank m	Reading	8, 15, 16
	Write	Select column, and start write burst to Bank m	Writing	8, 15
	Activate	Select and activate row in Bank m	Active	
	Precharge	Deactivate row in bank or banks	Precharging	9
Power On	Reset	Begin Device Auto-Initialization	Resetting	12, 17
Resetting	MRR	Read value from Mode Register	Resetting MR Reading	

**NOTE :**

- The table applies when both CKEn-1 and CKEn are HIGH, and after  $t_{XSR}$  or  $t_{XP}$  has been met if the previous state was Self Refresh or Power Down.
- All states and sequences not shown are illegal or reserved.
- Current State Definitions:
  - Idle: the bank has been precharged, and  $t_{RP}$  has been met.
  - Active: a row in the bank has been activated, and  $t_{RCD}$  has been met. No data bursts/accesses and no register accesses are in progress.
  - Reading: a Read burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.
  - Writing: a Write burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.
- Refresh, Self-Refresh, and Mode Register Write commands may only be issued when all bank are idle.
- A Burst Terminate (BST) command cannot be issued to another bank; it applies to the bank represented by the current state only.
- The following states must not be interrupted by any executable command; NOP commands must be applied during each clock cycle while in these states:
  - Idle MR Reading: starts with the registration of a MRR command and ends when  $t_{MRR}$  has been met. Once  $t_{MRR}$  has been met, the bank will be in the Idle state.
  - Resetting MR Reading: starts with the registration of a MRR command and ends when  $t_{MRR}$  has been met. Once  $t_{MRR}$  has been met, the bank will be in the Resetting state.
  - Active MR Reading: starts with the registration of a MRR command and ends when  $t_{MRR}$  has been met. Once  $t_{MRR}$  has been met, the bank will be in the Active state.
  - MR Writing: starts with the registration of a MRW command and ends when  $t_{MRW}$  has been met. Once  $t_{MRW}$  has been met, the bank will be in the Idle state.
- $t_{RRD}$  must be met between Activate command to Bank n and a subsequent Activate command to Bank m.
- Reads or Writes listed in the Command column include Reads and Writes with Auto Precharge enabled and Reads and Writes with Auto Precharge disabled.
- This command may or may not be bank specific. If all banks are being precharged, they must be in a valid state for precharging.
- MRR is allowed during the Row Activating state (Row Activating starts with registration of an Activate command and ends when  $t_{RCD}$  is met.)
- MRR is allowed during the Precharging state. (Precharging starts with registration of a Precharge command and ends when  $t_{RP}$  is met.
- Not bank-specific; requires that all banks are idle and no bursts are in progress.
- The next state for Bank m depends on the current state of Bank m (Idle, Row Activating, Precharging, or Active). The reader shall note that the state may be in transition when a MRR is issued. Therefore, if Bank m is in the Row Activating state and Precharging, the next state may be Active and Precharge dependent upon  $t_{RCD}$  and  $t_{RP}$  respectively.
- A Write command may be applied after the completion of the Read burst, otherwise a BST must be issued to end the Read prior to asserting a Write command.
- Read with Auto Precharge enabled or a Write with Auto Precharge enabled may be followed by any valid command to other banks provided that the timing restrictions in Precharge & Auto Precharge clarification on Timing spec are followed.
- A Read command may be applied after the completion of the Write burst; otherwise, a BST must be issued to end the Write prior to asserting a Read command.
- Reset command is achieved through Mode Register Write command.
- BST is allowed only if a Read or Write burst is ongoing.

## 6.3 Data mask truth table

Table 13 DM truth table provides the data mask truth table.

[Table 13] DM truth table

Name (Functional)	DM	DQs	Note
Write enable	L	Valid	1
Write inhibit	H	X	1

**NOTE :**

1) Used to mask write data, provided coincident with the corresponding data.

## 7.0 ABSOLUTE MAXIMUM DC RATINGS

Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

[Table 14] Absolute Maximum DC Ratings

Parameter	Symbol	Min	Max	Units	Notes
VDD1 supply voltage relative to VSS	VDD1	-0.4	2.3	V	2
VDD2 supply voltage relative to VSS	VDD2	-0.4	1.6	V	2
VDDCA supply voltage relative to VSSCA	VDDCA	-0.4	1.6	V	2,4
VDDQ supply voltage relative to VSSQ	VDDQ	-0.4	1.6	V	2,3
Voltage on any ball relative to VSS	VIN, VOUT	-0.4	1.6	V	
Storage Temperature	T <sub>STG</sub>	-55	125	°C	5

**NOTE :**

- 1) Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2) See "Power-Ramp" section in "Power-up, Initialization, and Power-Off" on [Command Definition & Timing Diagram] for relationships between power supplies.
- 3)  $V_{\text{RefDQ}} \leq 0.6 \times V_{\text{DDQ}}$ ; however,  $V_{\text{RefDQ}}$  may be  $\geq V_{\text{DDQ}}$  provided that  $V_{\text{RefDQ}} \leq 300\text{mV}$ .
- 4)  $V_{\text{RefCA}} \leq 0.6 \times V_{\text{DDCA}}$ ; however,  $V_{\text{RefCA}}$  may be  $\geq V_{\text{DDCA}}$  provided that  $V_{\text{RefCA}} \leq 300\text{mV}$ .
- 5) Storage Temperature is the case surface temperature on the center/top side of the LPDDR2 device. For the measurement conditions, please refer to JEDEC51-2 standard.

## 8.0 AC & DC OPERATING CONDITIONS

Operation or timing that is not specified is illegal, and after such an event, in order to guarantee proper operation, the LPDDR2 Device must be powered down and then restarted through the specialized initialization sequence before normal operation can continue.

### 8.1 Recommended DC Operating Conditions

[Table 15] Recommended LPDDR2 DC Operating Conditions

Symbol	LPDDR2			DRAM	Unit
	Min	Typ	Max		
VDD1	1.70	1.80	1.95	Core Power1	V
VDD2	1.14	1.20	1.3	Core Power2	V
VDDCA	1.14	1.20	1.3	Input Buffer Power	V
VDDQ	1.14	1.20	1.3	I/O Buffer Power	V

**NOTE :**

1) VDD1 uses significantly less power than VDD2.

### 8.2 Input Leakage Current

[Table 16] Input Leakage Current

Parameter/Condition	Symbol	Min	Max	Unit	Notes
Input Leakage current For CA, CKE, $\overline{CS}$ , CK, $\overline{CK}$ Any input $0V \leq V_{IN} \leq V_{DDCA}$ (All other pins not under test = 0V)	$I_L$	-2	2	uA	2
$V_{Ref}$ supply leakage current $V_{RefDQ} = V_{DDQ}/2$ or $V_{RefCA} = V_{DDCA}/2$ (All other pins not under test = 0V)	$I_{VREF}$	-1	1	uA	1

**NOTE :**

1) The minimum limit requirement is for testing purposes. The leakage current on  $V_{RefCA}$  and  $V_{RefDQ}$  pins should be minimal.

2) Although DM is for input only, the DM leakage shall match the DQ and DQS/DQS output leakage specification.

### 8.3 Operating Temperature Range

[Table 17] Operating Temperature Range

Parameter/Condition	Symbol	Min	Max	Unit
Standard	$T_{OPER}$	-25	85	°C

**NOTE :**

1) Operating Temperature is the case surface temperature on the center/top side of the LPDDR2 device. For the measurement conditions, please refer to JESD51-2 standard.

2) Either the device case temperature rating or the temperature sensor (See "Temperature Sensor" on [Command Definition & Timing Diagram]) may be used to set an appropriate refresh rate(SDRAM), determine the need for AC timing de-rating(SDRAM) and/or monitor the operating temperature. When using the temperature sensor, the actual device case temperature may be higher than the  $T_{OPER}$  rating that applies for the Standard or Extended Temperature Ranges. For example, TCASE may be above 85°C when the temperature sensor indicates a temperature of less than 85°C.

## 9.0 AC AND DC INPUT MEASUREMENT LEVELS

### 9.1 AC and DC Logic Input Levels for Single-Ended Signals

#### 9.1.1 AC and DC Input Levels for Single-Ended CA and $\overline{\text{CS}}$ Signals

[Table 18] Single-Ended AC and DC Input Levels for CA and  $\overline{\text{CS}}$  inputs

Symbol	Parameter	LPDDR2-1066		Unit	Notes
		Min	Max		
$V_{\text{IHCA}}(\text{AC})$	AC input logic high	$V_{\text{ref}} + 0.220$	Note 2	V	1, 2
$V_{\text{ILCA}}(\text{AC})$	AC input logic low	Note 2	$V_{\text{ref}} - 0.220$	V	1, 2
$V_{\text{IHCA}}(\text{DC})$	DC input logic high	$V_{\text{ref}} + 0.130$	VDDCA	V	1
$V_{\text{ILCA}}(\text{DC})$	DC input logic low	VSSCA	$V_{\text{ref}} - 0.130$	V	1
$V_{\text{RefCA}}(\text{DC})$	Reference Voltage for CA and $\overline{\text{CS}}$ inputs	$0.49 * \text{VDDCA}$	$0.51 * \text{VDDCA}$	V	3, 4

**NOTE :**

- 1) For CA and  $\overline{\text{CS}}$  input only pins.  $V_{\text{Ref}} = V_{\text{RefCA}}(\text{DC})$ .
- 2) See Overshoot and Undershoot Specifications on page 48.
- 3) The ac peak noise on  $V_{\text{RefCA}}$  may not allow  $V_{\text{RefCA}}$  to deviate from  $V_{\text{RefCA}}(\text{DC})$  by more than  $\pm 1\%$  VDDCA (for reference: approx.  $\pm 12$  mV).
- 4) For reference: approx.  $\text{VDDCA}/2 \pm 12$  mV.

### 9.2 AC and DC Input Levels for CKE

[Table 19] Single-Ended AC and DC Input Levels for CKE

Symbol	Parameter	Min	Max	Unit	Notes
$V_{\text{IHCKE}}$	CKE Input High Level	$0.8 * \text{VDDCA}$	Note 1	V	1
$V_{\text{ILCKE}}$	CKE Input Low Level	Note 1	$0.2 * \text{VDDCA}$	V	1

**NOTE :**

- 1) See Overshoot and Undershoot Specifications on page 48.

#### 9.2.1 AC and DC Input Levels for Single-Ended Data Signals

[Table 20] Single-Ended AC and DC Input Levels for DQ and DM

Symbol	Parameter	LPDDR2-1066		Unit	Notes
		Min	Max		
$V_{\text{IHDQ}}(\text{AC})$	AC input logic high	$V_{\text{ref}} + 0.220$	Note 2	V	1, 2
$V_{\text{ILDQ}}(\text{AC})$	AC input logic low	Note 2	$V_{\text{ref}} - 0.220$	V	1, 2
$V_{\text{IHDQ}}(\text{DC})$	DC input logic high	$V_{\text{ref}} + 0.130$	VDDQ	V	1
$V_{\text{ILDQ}}(\text{DC})$	DC input logic low	VSSQ	$V_{\text{ref}} - 0.130$	V	1
$V_{\text{RefDQ}}(\text{DC})$	Reference Voltage for DQ, DM inputs	$0.49 * \text{VDDQ}$	$0.51 * \text{VDDQ}$	V	3, 4

**NOTE :**

- 1) For DQ input only pins.  $V_{\text{ref}} = V_{\text{RefDQ}}(\text{DC})$ .
- 2) See Overshoot and Undershoot Specifications on page 48.
- 3) The ac peak noise on  $V_{\text{RefDQ}}$  may not allow  $V_{\text{RefDQ}}$  to deviate from  $V_{\text{RefDQ}}(\text{DC})$  by more than  $\pm 1\%$  VDDQ (for reference: approx.  $\pm 12$  mV).
- 4) For reference: approx.  $\text{VDDQ}/2 \pm 12$  mV.

## 9.3 Vref Tolerances

The dc-tolerance limits and ac-noise limits for the reference voltages  $V_{\text{RefCA}}$  and  $V_{\text{RefDQ}}$  are illustrated in Figure 2 Illustration of VRef(DC) tolerance and VRef ac-noise limits. It shows a valid reference voltage  $V_{\text{Ref}}(t)$  as a function of time. ( $V_{\text{Ref}}$  stands for  $V_{\text{RefCA}}$  and  $V_{\text{RefDQ}}$  likewise). VDD stands for VDDCA for  $V_{\text{RefCA}}$  and VDDQ for  $V_{\text{RefDQ}}$ .  $V_{\text{Ref}}(\text{DC})$  is the linear average of  $V_{\text{Ref}}(t)$  over a very long period of time (e.g. 1 sec) and is specified as a fraction of the linear average of VDDQ or VDDCA also over a very long period of time (e.g. 1 sec). This average has to meet the min/max requirements in Table 18, Single-Ended AC and DC Input Levels for CA and CS inputs. Furthermore  $V_{\text{Ref}}(t)$  may temporarily deviate from  $V_{\text{Ref}}(\text{DC})$  by no more than  $\pm 1\%$  VDD.  $V_{\text{Ref}}(t)$  cannot track noise on VDDQ or VDDCA if this would send Vref outside these specifications.




Figure 2. Illustration of  $V_{\text{Ref}}(\text{DC})$  tolerance and  $V_{\text{Ref}}$  ac-noise limits

The voltage levels for setup and hold time measurements  $V_{\text{IH}}(\text{AC})$ ,  $V_{\text{IH}}(\text{DC})$ ,  $V_{\text{IL}}(\text{AC})$  and  $V_{\text{IL}}(\text{DC})$  are dependent on  $V_{\text{Ref}}$ .

" $V_{\text{Ref}}$ " shall be understood as  $V_{\text{Ref}}(\text{DC})$ , as defined in Figure 2 Illustration of VRef(DC) tolerance and VRef ac-noise limits.

This clarifies that dc-variations of  $V_{\text{Ref}}$  affect the absolute voltage a signal has to reach to achieve a valid high or low level and therefore the time to which setup and hold is measured. Devices will function correctly with appropriate timing deratings with  $V_{\text{Ref}}$  outside these specified levels so long as  $V_{\text{Ref}}$  is maintained between  $0.44 \times V_{\text{DDQ}}$  (or  $V_{\text{DDCA}}$ ) and  $0.56 \times V_{\text{DDQ}}$  (or  $V_{\text{DDCA}}$ ) and so long as the controller achieves the required single-ended AC and DC input levels from instantaneous  $V_{\text{Ref}}$  (see Table 18, Single-Ended AC and DC Input Levels for CA and CS inputs Table 20, Single-Ended AC and DC Input Levels for DQ and DM) Therefore, System timing and voltage budgets need to account for  $V_{\text{Ref}}$  deviations outside if this range.

This also clarifies that the LPDDR2 setup/hold specification and derating values need to include time and voltage associated with  $V_{\text{Ref}}$  ac-noise. Timing and voltage effects due to ac-noise on  $V_{\text{Ref}}$  up to the specified limit ( $\pm 1\%$  of VDD) are included in LPDDR2 timings and their associated deratings.

## 9.4 Input Signal




Figure 3. LPDDR2-1066 Input Signal

**NOTE :**

1) Numbers reflect nominal values

2) For CA0-9, CK,  $\overline{\text{CK}}$ , and  $\overline{\text{CS}}$ , VDD stands for VDDCA. For DQ, DM, DQS, and  $\overline{\text{DQS}}$ , VDD stands for VDDQ.

3) For CA0-9, CK,  $\overline{\text{CK}}$ , and  $\overline{\text{CS}}$ , VSS stands for VSSCA. For DQ, DM, DQS, and  $\overline{\text{DQS}}$ , VSS stands for VSSQ.

## 9.5 AC and DC Logic Input Levels for Differential Signals

### 9.5.1 Differential signal definition




Figure 4. Definition of differential ac-swing and "time above ac-level"  $t_{DVAC}$

### 9.5.2 Differential swing requirements for clock ( $CK - \overline{CK}$ ) and strobe ( $DQS - \overline{DQS}$ )

[Table 21] Differential AC and DC Input Levels

Symbol	Parameter	LPDDR2-1066		Unit	Notes
		Min	Max		
$V_{IHdiff}(DC)$	Differential input high	$2 \times (V_{IH}(dc) - V_{ref})$	Note 3	V	1
$V_{ILdiff}(DC)$	Differential input low	Note 3	$2 \times (V_{IL}(dc) - V_{ref})$	V	1
$V_{IHdiff}(AC)$	Differential input high ac	$2 \times (V_{IH}(ac) - V_{ref})$	Note 3	V	2
$V_{ILdiff}(AC)$	Differential input low ac	Note 3	$2 \times (V_{IL}(ac) - V_{ref})$	V	2

**NOTE :**

1) Used to define a differential signal slew-rate. For  $CK - \overline{CK}$  use  $V_{IH}/V_{IL}(DC)$  of CA and  $V_{RefCA}$ ; for  $DQS - \overline{DQS}$ , use  $V_{IH}/V_{IL}(DC)$  of DQs and  $V_{RefDQ}$ ; if a reduced dc-high or dc-low level is used for a signal group, then the reduced level applies also here.

2) For  $CK - \overline{CK}$  use  $V_{IH}/V_{IL}(AC)$  of CA and  $V_{RefCA}$ ; for  $DQS - \overline{DQS}$ , use  $V_{IH}/V_{IL}(AC)$  of DQs and  $V_{RefDQ}$ ; if a reduced ac-high or ac-low level is used for a signal group, then the reduced level applies also here.

3) These values are not defined, however the single-ended signals  $CK$ ,  $\overline{CK}$ ,  $DQS$ , and  $\overline{DQS}$  need to be within the respective limits ( $V_{IH}(DC)$  max,  $V_{IL}(DC)$  min) for single-ended signals as well as the limitations for overshoot and undershoot. Refer to Figure 10. Overshoot and Undershoot Definition.

4) For  $CK$  and  $\overline{CK}$ ,  $V_{ref} = V_{RefCA}(DC)$ . For  $DQS$  and  $\overline{DQS}$ ,  $V_{ref} = V_{RefDQ}(DC)$ .



[Table 22] Allowed time before ringback (tDVAC) for CK -  $\overline{\text{CK}}$  and DQS -  $\overline{\text{DQS}}$ 

Slew Rate [V/ns]	tDVAC [ps] @ $ V_{IH}/L_{diff}(AC)  = 440\text{mV}$	tDVAC [ps] @ $ V_{IH}/L_{diff}(AC)  = 600\text{mV}$
	min	min
> 4.0	175	75
4.0	170	57
3.0	167	50
2.0	163	38
1.8	162	34
1.6	161	29
1.4	159	22
1.2	155	13
1.0	150	0
< 1.0	150	0


### 9.5.3 Single-ended requirements for differential signals

Each individual component of a differential signal (CK, DQS,  $\overline{\text{CK}}$ , or  $\overline{\text{DQS}}$ ) has also to comply with certain requirements for single-ended signals.

CK and  $\overline{\text{CK}}$  shall meet  $V_{\text{SEH}}(\text{AC})_{\text{min}} / V_{\text{SEL}}(\text{AC})_{\text{max}}$  in every half-cycle.

DQS,  $\overline{\text{DQS}}$  shall meet  $V_{\text{SEH}}(\text{AC})_{\text{min}} / V_{\text{SEL}}(\text{AC})_{\text{max}}$  in every half-cycle preceeding and following a valid transition.

Note that the applicable ac-levels for CA and DQ's are different per speed-bin.



**Figure 5. Single-ended requirement for differential signals.**

Note that while CA and DQ signal requirements are with respect to Vref, the single-ended components of differential signals have a requirement with respect to VDDQ/2 for DQS,  $\overline{\text{DQS}}$  and VDDCA/2 for CK,  $\overline{\text{CK}}$ ; this is nominally the same. The transition of single-ended signals through the ac-levels is used to measure setup time. For single-ended components of differential signals the requirement to reach  $V_{\text{SEL}}(\text{AC})_{\text{max}}$ ,  $V_{\text{SEH}}(\text{AC})_{\text{min}}$  has no bearing on timing, but adds a restriction on the common mode characteristics of these signals.

The single ended requirements for CK,  $\overline{\text{CK}}$ , DQS and  $\overline{\text{DQS}}$  are found in Table 18, Single-Ended AC and DC Input Levels for CA and CS inputs and Table 20, Single-Ended AC and DC Input Levels for DQ and DM, respectively.

**[Table 23] Single-ended levels for CK, DQS,  $\overline{\text{CK}}$ ,  $\overline{\text{DQS}}$**

Symbol	Parameter	LPDDR2-1066		Unit	Notes
		Min	Max		
$V_{\text{SEH}}(\text{AC})$	Single-ended high-level for strobes	(VDDQ/2)+0.220	Note 3	V	1, 2
	Single-ended high-level for CK, $\overline{\text{CK}}$	(VDDCA/2)+0.220	Note 3	V	1, 2
$V_{\text{SEL}}(\text{AC})$	Single-ended low-level for strobes	Note 3	(VDDQ/2)-0.220	V	1, 2
	Single-ended low-level for CK, $\overline{\text{CK}}$	Note 3	(VDDCA/2)-0.220	V	1, 2

**NOTE :**

1) For CK,  $\overline{\text{CK}}$  use  $V_{\text{SEH}}/V_{\text{SEL}}(\text{AC})$  of CA; for strobes (DQS0,  $\overline{\text{DQS0}}$ , DQS1,  $\overline{\text{DQS1}}$ , DQS2,  $\overline{\text{DQS2}}$ , DQS3,  $\overline{\text{DQS3}}$ ) use  $V_{\text{IH}}/V_{\text{IL}}(\text{AC})$  of DQs.

2)  $V_{\text{IH}}(\text{AC})/V_{\text{IL}}(\text{AC})$  for DQs is based on  $V_{\text{RefDQ}}$ ;  $V_{\text{SEH}}(\text{AC})/V_{\text{SEL}}(\text{AC})$  for CA is based on  $V_{\text{RefCA}}$ ; if a reduced ac-high or ac-low level is used for a signal group, then the reduced level applies also here

3) These values are not defined, however the single-ended signals CK,  $\overline{\text{CK}}$ , DQS0,  $\overline{\text{DQS0}}$ , DQS1,  $\overline{\text{DQS1}}$ , DQS2,  $\overline{\text{DQS2}}$ , DQS3,  $\overline{\text{DQS3}}$  need to be within the respective limits ( $V_{\text{IH}}(\text{DC})_{\text{max}}$ ,  $V_{\text{IL}}(\text{DC})_{\text{min}}$ ) for single-ended signals as well as the limitations for overshoot and undershoot. Refer to "Overshoot and Undershoot Specifications"

## 9.6 Differential Input Cross Point Voltage

To guarantee tight setup and hold times as well as output skew parameters with respect to clock and strobe, each cross point voltage of differential input signals (CK,  $\overline{\text{CK}}$  and DQS,  $\overline{\text{DQS}}$ ) must meet the requirements in Table 23 Single-ended levels for CK, DQS,  $\overline{\text{CK}}$ ,  $\overline{\text{DQS}}$ . The differential input cross point voltage  $V_{IX}$  is measured from the actual cross point of true and complement signals to the mid-level between of VDD and VSS.




Figure 6. Vix Definition

[Table 24] Cross point voltage for differential input signals (CK, DQS)

Symbol	Parameter	LPDDR2-1066		Unit	Notes
		Min	Max		
$V_{IXCA}$	Differential Input Cross Point Voltage relative to VDDCA/2 for CK, $\overline{\text{CK}}$	- 120	120	mV	1,2
$V_{IXDQ}$	Differential Input Cross Point Voltage relative to VDDQ/2 for DQS, $\overline{\text{DQS}}$	- 120	120	mV	1,2

**NOTE :**

1) The typical value of  $V_{IX(AC)}$  is expected to be about  $0.5 \times V_{DD}$  of the transmitting device, and  $V_{IX(AC)}$  is expected to track variations in VDD.  $V_{IX(AC)}$  indicates the voltage at which differential input signals must cross.

2) For CK and  $\overline{\text{CK}}$ ,  $V_{ref} = V_{RefCA}(DC)$ . For DQS and  $\overline{\text{DQS}}$ ,  $V_{ref} = V_{RefDQ}(DC)$ .

## 9.7 Slew Rate Definitions for Single-Ended Input Signals

See CA and CS Setup, Hold and Derating on page 72. for single-ended slew rate definitions for address and command signals.

See Data Setup, Hold and Slew Rate Derating on page 78. for single-ended slew rate definitions for data signals.

## 9.8 Slew Rate Definitions for Differential Input Signals

Input slew rate for differential signals (CK,  $\overline{\text{CK}}$  and DQS,  $\overline{\text{DQS}}$ ) are defined and measured as shown in Table 25 and Figure 7 Differential Input Slew Rate Definition for DQS,  $\overline{\text{DQS}}$  and CK,  $\overline{\text{CK}}$ .

[Table 25] Differential Input Slew Rate Definition

Description	Measured		Defined by
	from	to	
Differential input slew rate for rising edge (CK - $\overline{\text{CK}}$ and DQS - $\overline{\text{DQS}}$ ).	$V_{\text{ILdiffmax}}$	$V_{\text{IHdiffmin}}$	$[V_{\text{IHdiffmin}} - V_{\text{ILdiffmax}}] / \Delta\text{TRdiff}$
Differential input slew rate for falling edge (CK - $\overline{\text{CK}}$ and DQS - $\overline{\text{DQS}}$ ).	$V_{\text{IHdiffmin}}$	$V_{\text{ILdiffmax}}$	$[V_{\text{IHdiffmin}} - V_{\text{ILdiffmax}}] / \Delta\text{TFdiff}$

**NOTE :**

1) The differential signal (i.e. CK -  $\overline{\text{CK}}$  and DQS -  $\overline{\text{DQS}}$ ) must be linear between these thresholds.




Figure 7. Differential Input Slew Rate Definition for DQS,  $\overline{\text{DQS}}$  and CK,  $\overline{\text{CK}}$

## 10.0 AC AND DC OUTPUT MEASUREMENT LEVELS

### 10.1 Single Ended AC and DC Output Levels

Table 26 shows the output levels used for measurements of single ended signals.

[Table 26] Single-ended AC and DC Output Levels

Symbol	Parameter	LPDDR2-1066	Unit	Notes
$V_{OH}(DC)$	DC output high measurement level (for IV curve linearity)	$0.9 \times V_{DDQ}$	V	1
$V_{OL}(DC)$	DC output low measurement level (for IV curve linearity)	$0.1 \times V_{DDQ}$	V	2
$V_{OH}(AC)$	AC output high measurement level (for output slew rate)	$V_{Ref}DQ + 0.12$	V	
$V_{OL}(AC)$	AC output low measurement level (for output slew rate)	$V_{Ref}DQ - 0.12$	V	
$I_{OZ}$	Output Leakage current (DQ, DM, DQS, $\overline{DQS}$ ) (DQ, DQS, $\overline{DQS}$ are disabled; $0V \leq V_{OUT} \leq V_{DDQ}$ )	Min	-5	uA
		Max	5	uA
$MM_{PUPD}$	Delta RON between pull-up and pull-down for DQ/DM	Min	-15	%
		Max	15	%

**NOTE :**

1)  $I_{OH} = -0.1mA$ .

2)  $I_{OL} = 0.1mA$ .

### 10.2 Differential AC and DC Output Levels

Table 27 shows the output levels used for measurements of differential signals (DQS,  $\overline{DQS}$ ).

[Table 27] Differential AC and DC Output Levels

Symbol	Parameter	LPDDR2-1066	Unit	Notes
$V_{OHdiff}(AC)$	AC differential output high measurement level (for output SR)	$+ 0.20 \times V_{DDQ}$	V	
$V_{OLdiff}(AC)$	AC differential output low measurement level (for output SR)	$- 0.20 \times V_{DDQ}$	V	

**NOTE :**

1)  $I_{OH} = -0.1mA$ .

2)  $I_{OL} = 0.1mA$ .

## 10.3 Single Ended Output Slew Rate

With the reference load for timing measurements, output slew rate for falling and rising edges is defined and measured between  $V_{OL(AC)}$  and  $V_{OH(AC)}$  for single ended signals as shown in Table 28 and Figure 8.

[Table 28] Single-ended Output Slew Rate Definition

Description	Measured		Defined by
	from	to	
Single-ended output slew rate for rising edge	$V_{OL(AC)}$	$V_{OH(AC)}$	$[V_{OH(AC)} - V_{OL(AC)}] / \Delta t_{Rse}$
Single-ended output slew rate for falling edge	$V_{OH(AC)}$	$V_{OL(AC)}$	$[V_{OH(AC)} - V_{OL(AC)}] / \Delta t_{Fse}$

**NOTE :**

1) Output slew rate is verified by design and characterization, and may not be subject to production test.




Figure 8. Single Ended Output Slew Rate Definition

[Table 29] Output Slew Rate (single-ended)

Parameter	Symbol	LPDDR2-1066		Units
		Min	Max	
Single-ended Output Slew Rate ( $R_{ON} = 40\Omega \pm 30\%$ )	SRQse	1.5	3.5	V/ns
Single-ended Output Slew Rate ( $R_{ON} = 60\Omega \pm 30\%$ )	SRQse	1.0	2.5	V/ns
Output slew-rate matching Ratio (Pull-up to Pull-down)		0.7	1.4	

Description:

SR: Slew Rate

Q: Query Output (like in DQ, which stands for Data-in, Query-Output)

se: Single-ended Signals

**NOTE :**

1) Measured with output reference load.

2) The ratio of pull-up to pull-down slew rate is specified for the same temperature and voltage, over the entire temperature and voltage range. For a given output, it represents the maximum difference between pull-up and pull-down drivers due to process variation.

3) The output slew rate for falling and rising edges is defined and measured between  $V_{OL(AC)}$  and  $V_{OH(AC)}$ .

4) Slew rates are measured under normal SSO conditions, with 1/2 of DQ signals per data byte driving logic-high and 1/2 of DQ signals per data byte driving logic-low.

## 10.4 Differential Output Slew Rate

With the reference load for timing measurements, output slew rate for falling and rising edges is defined and measured between  $V_{OLdiff}(AC)$  and  $V_{OHdiff}(AC)$  for differential signals as shown in Table 30 and Figure 9 Differential Output Slew Rate Definition.

[Table 30] Differential Output Slew Rate Definition

Description	Measured		Defined by
	from	to	
Differential output slew rate for rising edge	$V_{OLdiff}(AC)$	$V_{OHdiff}(AC)$	$[V_{OHdiff}(AC) - V_{OLdiff}(AC)] / \Delta TR_{diff}$
Differential output slew rate for falling edge	$V_{OHdiff}(AC)$	$V_{OLdiff}(AC)$	$[V_{OHdiff}(AC) - V_{OLdiff}(AC)] / \Delta TF_{diff}$

**NOTE :**

1) Output slew rate is verified by design and characterization, and may not be subject to production test.




Figure 9. Differential Output Slew Rate Definition

[Table 31] Differential Output Slew Rate

Parameter	Symbol	LPDDR2-1066		Units
		Min	Max	
Differential Output Slew Rate ( $R_{ON} = 40\Omega \pm 30\%$ )	SRQdiff	3.0	7.0	V/ns
Differential Output Slew Rate ( $R_{ON} = 60\Omega \pm 30\%$ )	SRQdiff	2.0	5.0	V/ns
Description: SR: Slew Rate Q: Query Output (like in DQ, which stands for Data-in, Query-Output) diff: Differential Signals				

**NOTE :**

1) Measured with output reference load.

2) The output slew rate for falling and rising edges is defined and measured between  $V_{OL}(AC)$  and  $V_{OH}(AC)$ .

3) Slew rates are measured under normal SSO conditions, with 1/2 of DQ signals per data byte driving logic-high and 1/2 of DQ signals per data byte driving logic-low.

## 10.5 Overshoot and Undershoot Specifications


[Table 32] AC Overshoot/Undershoot Specification

Parameter		1066	Units
Maximum peak amplitude allowed for overshoot area. (See Figure 10 Overshoot and Undershoot Definition)	Max	0.35	V
Maximum peak amplitude allowed for undershoot area. (See Figure 10 Overshoot and Undershoot Definition)	Max	0.35	V
Maximum area above VDD. (See Figure 10 Overshoot and Undershoot Definition)	Max	0.15	V-ns
Maximum area below VSS. (See Figure 10 Overshoot and Undershoot Definition)	Max	0.15	V-ns

(CA0-9,  $\overline{CS}$ , CKE, CK,  $\overline{CK}$ , DQ, DQS,  $\overline{DQS}$ , DM)

**NOTE :**

- 1) For CA0-9, CK,  $\overline{CK}$ ,  $\overline{CS}$ , and CKE, VDD stands for VDDCA. For DQ, DM, DQS, and  $\overline{DQS}$ , VDD stands for VDDQ.
- 2) For CA0-9, CK,  $\overline{CK}$ ,  $\overline{CS}$ , and CKE, VSS stands for VSSCA. For DQ, DM, DQS, and  $\overline{DQS}$ , VSS stands for VSSQ.
- 3) Maximum peak amplitude values are referenced from actual VDD and VSS values.
- 4) Maximum area values are referenced from maximum operating VDD and VSS values.



**Figure 10. Overshoot and Undershoot Definition**

**NOTE :**

- 1) For CA0-9, CK,  $\overline{CK}$ ,  $\overline{CS}$ , and CKE, VDD stands for VDDCA. For DQ, DM, DQS, and  $\overline{DQS}$ , VDD stands for VDDQ.
- 2) For CA0-9, CK,  $\overline{CK}$ ,  $\overline{CS}$ , and CKE, VSS stands for VSSCA. For DQ, DM, DQS, and  $\overline{DQS}$ , VSS stands for VSSQ.
- 3) Maximum peak amplitude values are referenced from actual VDD and VSS values.
- 4) Maximum area values are referenced from maximum operating VDD and VSS values.



## 11.0 OUTPUT BUFFER CHARACTERISTICS

### 11.1 HSUL\_12 Driver Output Timing Reference Load

These 'Timing Reference Loads' are not intended as a precise representation of any particular system environment or a depiction of the actual load presented by a production tester. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment. Manufacturers correlate to their production test conditions, generally one or more coaxial transmission lines terminated at the tester electronics.




Figure 11. HSUL\_12 Driver Output Reference Load for Timing and Slew Rate

**NOTE :**

1) All output timing parameter values (like  $t_{DQSCk}$ ,  $t_{DQSQ}$ ,  $t_{QHS}$ ,  $t_{HZ}$ ,  $t_{RPRE}$  etc.) are reported with respect to this reference load. This reference load is also used to report slew rate.

## 12.0 $RON_{PU}$ AND $RON_{PD}$ RESISTOR DEFINITION

$$RON_{PU} = \frac{(VDDQ - V_{out})}{ABS(I_{out})}$$

**NOTE :**

1) This is under the condition that  $RON_{PD}$  is turned off.

$$RON_{PD} = \frac{V_{out}}{ABS(I_{out})}$$

**NOTE :**

1) This is under the condition that  $RON_{PU}$  is turned off.




Figure 12. Output Driver: Definition of Voltages and Currents

## 12.1 RON<sub>PU</sub> and RON<sub>PD</sub> Characteristics with ZQ Calibration

Output driver impedance RON is defined by the value of the external reference resistor RZQ. Nominal RZQ is 240Ω

[Table 33] Output Driver DC Electrical Characteristics with ZQ Calibration

RON <sub>NOM</sub>	Resistor	Vout	Min	Nom	Max	Unit	Notes
34.3Ω	RON34PD	0.5 x VDDQ	0.85	1.00	1.15	RZQ/7	1,2,3,4
	RON34PU	0.5 x VDDQ	0.85	1.00	1.15	RZQ/7	1,2,3,4
40.0Ω	RON40PD	0.5 x VDDQ	0.85	1.00	1.15	RZQ/6	1,2,3,4
	RON40PU	0.5 x VDDQ	0.85	1.00	1.15	RZQ/6	1,2,3,4
48.0Ω	RON48PD	0.5 x VDDQ	0.85	1.00	1.15	RZQ/5	1,2,3,4
	RON48PU	0.5 x VDDQ	0.85	1.00	1.15	RZQ/5	1,2,3,4
60.0Ω	RON60PD	0.5 x VDDQ	0.85	1.00	1.15	RZQ/4	1,2,3,4
	RON60PU	0.5 x VDDQ	0.85	1.00	1.15	RZQ/4	1,2,3,4
80.0Ω	RON80PD	0.5 x VDDQ	0.85	1.00	1.15	RZQ/3	1,2,3,4
	RON80PU	0.5 x VDDQ	0.85	1.00	1.15	RZQ/3	1,2,3,4
120.0Ω	RON120PD	0.5 x VDDQ	0.85	1.00	1.15	RZQ/2	1,2,3,4
	RON120PU	0.5 x VDDQ	0.85	1.00	1.15	RZQ/2	1,2,3,4
Mismatch between pull-up and pull-down	MMPUPD		-15.00		+15.00	%	1,2,3,4,5

**NOTE :**

1) Across entire operating temperature range, after calibration.

2) RZQ = 240Ω.

3) The tolerance limits are specified after calibration with fixed voltage and temperature. For behavior of the tolerance limits if temperature or voltage changes after calibration, see following section on voltage and temperature sensitivity.

4) Pull-down and pull-up output driver impedances are recommended to be calibrated at 0.5 x VDDQ.

5) Measurement definition for mismatch between pull-up and pull-down,

MMPUPD: Measure RONPU and RONPD, both at 0.5 x VDDQ:

$$MMPUPD = \frac{RONPU - RONPD}{RONNOM} \times 100$$

For example, with MMPUPD(max) = 15% and RONPD = 0.85, RONPU must be less than 1.0

## 12.2 Output Driver Temperature and Voltage Sensitivity

If temperature and/or voltage change after calibration, the tolerance limits widen according to the Tables shown below.

[Table 34] Output Driver Sensitivity Definition

Resistor	Vout	Min	Max	Unit	Notes
RONPD	0.5 x VDDQ	85 - (dRONdT x  ΔT ) - (dRONdV x  ΔV )	115 + (dRONdT x  ΔT ) + (dRONdV x  ΔV )	%	1,2
RONPU					

**NOTE :**

1) ΔT = T - T (@ calibration), ΔV = V - V (@ calibration)

2) dRONdT and dRONdV are not subject to production test but are verified by design and characterization.

[Table 35] Output Driver Temperature and Voltage Sensitivity

Symbol	Parameter	Min	Max	Unit	Notes
dRONdT	RON Temperature Sensitivity	0.00	0.75	% / C	
dRONdV	RON Voltage Sensitivity	0.00	0.20	% / mV	

## 12.3 RON<sub>PU</sub> and RON<sub>PD</sub> Characteristics without ZQ Calibration

Output driver impedance RON is defined by design and characterization as default setting.

**[Table 36] Output Driver DC Electrical Characteristics without ZQ Calibration**

RON <sub>NOM</sub>	Resistor	Vout	Min	Nom	Max	Unit	Notes
34.3Ω	RON34PD	0.5 x VDDQ	24	34.3	44.6	Ω	1
	RON34PU	0.5 x VDDQ	24	34.3	44.6	Ω	1
40.0Ω	RON40PD	0.5 x VDDQ	28	40	52	Ω	1
	RON40PU	0.5 x VDDQ	28	40	52	Ω	1
48.0Ω	RON48PD	0.5 x VDDQ	33.6	48	62.4	Ω	1
	RON48PU	0.5 x VDDQ	33.6	48	62.4	Ω	1
60.0Ω	RON60PD	0.5 x VDDQ	42	60	78	Ω	1
	RON60PU	0.5 x VDDQ	42	60	78	Ω	1
80.0Ω	RON80PD	0.5 x VDDQ	56	80	104	Ω	1
	RON80PU	0.5 x VDDQ	56	80	104	Ω	1
120.0Ω	RON120PD	0.5 x VDDQ	84	120	156	Ω	1
	RON120PU	0.5 x VDDQ	84	120	156	Ω	1

**NOTE:**

1) Across entire operating temperature range, without calibration.

## 12.4 RZQ I-V Curve

[Table 37] RZQ I-V Curve

Voltage[V]	RON = 240Ω (RZQ)							
	Pull-Down				Pull-Up			
	Current [mA] / RON [Ohms]				Current [mA] / RON [Ohms]			
	default value after ZQReset		with Calibration		default value after ZQReset		with Calibration	
	Min	Max	Min	Max	Min	Max	Min	Max
	[mA]	[mA]	[mA]	[mA]	[mA]	[mA]	[mA]	[mA]
0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00
0.05	0.19	0.32	0.21	0.26	-0.19	-0.32	-0.21	-0.26
0.10	0.38	0.64	0.40	0.53	-0.38	-0.64	-0.40	-0.53
0.15	0.56	0.94	0.60	0.78	-0.56	-0.94	-0.60	-0.78
0.20	0.74	1.26	0.79	1.04	-0.74	-1.26	-0.79	-1.04
0.25	0.92	1.57	0.98	1.29	-0.92	-1.57	-0.98	-1.29
0.30	1.08	1.86	1.17	1.53	-1.08	-1.86	-1.17	-1.53
0.35	1.25	2.17	1.35	1.79	-1.25	-2.17	-1.35	-1.79
0.40	1.40	2.46	1.52	2.03	-1.40	-2.46	-1.52	-2.03
0.45	1.54	2.74	1.69	2.26	-1.54	-2.74	-1.69	-2.26
0.50	1.68	3.02	1.86	2.49	-1.68	-3.02	-1.86	-2.49
0.55	1.81	3.30	2.02	2.72	-1.81	-3.30	-2.02	-2.72
0.60	1.92	3.57	2.17	2.94	-1.92	-3.57	-2.17	-2.94
0.65	2.02	3.83	2.32	3.15	-2.02	-3.83	-2.32	-3.15
0.70	2.11	4.08	2.46	3.36	-2.11	-4.08	-2.46	-3.36
0.75	2.19	4.31	2.58	3.55	-2.19	-4.31	-2.58	-3.55
0.80	2.25	4.54	2.70	3.74	-2.25	-4.54	-2.70	-3.74
0.85	2.30	4.74	2.81	3.91	-2.30	-4.74	-2.81	-3.91
0.90	2.34	4.92	2.89	4.05	-2.34	-4.92	-2.89	-4.05
0.95	2.37	5.08	2.97	4.23	-2.37	-5.08	-2.97	-4.23
1.00	2.41	5.20	3.04	4.33	-2.41	-5.20	-3.04	-4.33
1.05	2.43	5.31	3.09	4.44	-2.43	-5.31	-3.09	-4.44
1.10	2.46	5.41	3.14	4.52	-2.46	-5.41	-3.14	-4.52
1.15	2.48	5.48	3.19	4.59	-2.48	-5.48	-3.19	-4.59
1.20	2.50	5.55	3.23	4.65	-2.50	-5.55	-3.23	-4.65




Figure 13. RON = 240 Ohms  
IV Curve after ZQReset




Figure 14. RON = 240 Ohms  
IV Curve after Calibration

## 13.0 INPUT/OUTPUT CAPACITANCE

[Table 38] Input/output capacitance

Parameter	Symbol		LPDDR2 1066	Units	Notes
Input capacitance, CK and $\overline{\text{CK}}$	CCK	Min	1.0	pF	1,2
		Max	3.0	pF	1,2
Input capacitance delta, CK and $\overline{\text{CK}}$	CDCK	Min	0.0	pF	1,2,3
		Max	0.20	pF	1,2,3
Input capacitance, all other input-only pins	CI	Min	1.0	pF	1,2,4
		Max	3.0	pF	1,2,4
Input capacitance delta, all other input-only pins	CDI	Min	-0.5	pF	1,2,5
		Max	0.5	pF	1,2,5
Input/output capacitance, DQ, DM, DQS, $\overline{\text{DQS}}$	CIO	Min	1.25	pF	1,2,6,7
		Max	3.5	pF	1,2,6,7
Input/output capacitance delta, DQS, $\overline{\text{DQS}}$	CDDQS	Min	0.0	pF	1,2,7,8
		Max	0.25	pF	1,2,7,8
Input/output capacitance delta, DQ, DM	CDIO	Min	-0.5	pF	1,2,7,9
		Max	0.5	pF	1,2,7,9
Input/output capacitance ZQ Pin	CZQ	Min	0.0	pF	1,2
		Max	3.5	pF	1,2

(T<sub>OPER</sub>: V<sub>DDQ</sub> = 1.14-1.3V; V<sub>DDCA</sub> = 1.14-1.3V; V<sub>DD1</sub> = 1.7-1.95V, V<sub>DD2</sub> = 1.14-1.3V)

### NOTE :

- 1) This parameter applies to both die and package.
- 2) This parameter is not subject to production test. It is verified by design and characterization. The capacitance is measured according to JEP147 (Procedure for measuring input capacitance using a vector network analyzer (VNA) with VDD1, VDD2, VDDQ, VSS, VSSCA, VSSQ applied and all other pins floating.
- 3) Absolute value of CCK -  $\overline{\text{CCK}}$ .
- 4) CI applies to  $\overline{\text{CS}}$ , CKE, CA0-CA9.
- 5) CDI = CI - 0.5 \* (CCK +  $\overline{\text{CCK}}$ )
- 6) DM loading matches DQ and DQS.
- 7) MR3 I/O configuration DS OP3-OP0 = 0001B (34.3 Ohm typical)
- 8) Absolute value of CDQS and  $\overline{\text{CDQS}}$ .
- 9) CDIO = CIO - 0.5 \* (CDQS +  $\overline{\text{CDQS}}$ ) in byte-lane.

# 14.0 IDD SPECIFICATION PARAMETERS AND TEST CONDITIONS

## 14.1 IDD Measurement Conditions

The following definitions are used within the IDD measurement tables:

LOW:  $V_{IN} \leq V_{IL}(DC) \text{ MAX}$

HIGH:  $V_{IN} \geq V_{IH}(DC) \text{ MIN}$

STABLE: Inputs are stable at a HIGH or LOW level

SWITCHING: See Table 39 and Table 40.

**[Table 39] Definition of Switching for CA Input Signals**

Switching for CA								
	CK (RISING) / $\overline{\text{CK}}$ (FALLING)	CK (FALLING) / $\overline{\text{CK}}$ (RISING)	CK (RISING) / $\overline{\text{CK}}$ (FALLING)	CK (FALLING) / $\overline{\text{CK}}$ (RISING)	CK (RISING) / $\overline{\text{CK}}$ (FALLING)	CK (FALLING) / $\overline{\text{CK}}$ (RISING)	CK (RISING) / $\overline{\text{CK}}$ (FALLING)	CK (FALLING) / $\overline{\text{CK}}$ (RISING)
Cycle	N		N+1		N+2		N+3	
$\overline{\text{CS}}$	HIGH		HIGH		HIGH		HIGH	
CA0	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA1	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH
CA2	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA3	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH
CA4	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA5	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH
CA6	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA7	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH
CA8	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA9	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH

**NOTE :**

- 1)  $\overline{\text{CS}}$  must always be driven HIGH.
- 2) 50% of CA bus is changing between HIGH and LOW once per clock for the CA bus.
- 3) The above pattern (N, N+1, N+2, N+3...) is used continuously during IDD measurement for IDD values that require SWITCHING on the CA bus.

**[Table 40] Definition of Switching for IDD4R**

Clock	CKE	$\overline{\text{CS}}$	Clock Cycle Number	Command	CA0-CA2	CA3-CA9	All DQ
Rising	HIGH	LOW	N	Read_Rising	HLH	LHLHLHL	L
Falling	HIGH	LOW	N	Read_Falling	LLL	LLLLLLL	L
Rising	HIGH	HIGH	N + 1	NOP	LLL	LLLLLLL	H
Falling	HIGH	HIGH	N + 1	NOP	HLH	HLHLLHL	L
Rising	HIGH	LOW	N + 2	Read_Rising	HLH	HLHLLHL	H
Falling	HIGH	LOW	N + 2	Read_Falling	LLL	HHHHHHH	H
Rising	HIGH	HIGH	N + 3	NOP	LLL	HHHHHHH	H
Falling	HIGH	HIGH	N + 3	NOP	HLH	LHLHLHL	L

**NOTE :**

- 1) Data strobe (DQS) is changing between HIGH and LOW every clock cycle.
- 2) The above pattern (N, N+1...) is used continuously during IDD measurement for IDD4R.



[Table 41] Definition of Switching for IDD4W

Clock	CKE	$\overline{CS}$	Clock Cycle Number	Command	CA0-CA2	CA3-CA9	All DQ
Rising	HIGH	LOW	N	Write_Rising	HLL	LHLHLHL	L
Falling	HIGH	LOW	N	Write_Falling	LLL	LLLLLLL	L
Rising	HIGH	HIGH	N + 1	NOP	LLL	LLLLLLL	H
Falling	HIGH	HIGH	N + 1	NOP	HLH	HLHLHL	L
Rising	HIGH	LOW	N + 2	Write_Rising	HLL	HLHLHL	H
Falling	HIGH	LOW	N + 2	Write_Falling	LLL	HHHHHHH	H
Rising	HIGH	HIGH	N + 3	NOP	LLL	HHHHHHH	H
Falling	HIGH	HIGH	N + 3	NOP	HLH	LHLHLHL	L

**NOTE :**

- 1) Data strobe (DQS) is changing between HIGH and LOW every clock cycle.  
 2) Data masking (DM) must always be driven LOW.  
 3) The above pattern (N, N+1...) is used continuously during IDD measurement for IDD4W.

## 14.2 IDD Specifications

IDD values are for the entire operating voltage range, and all of the them are for the standard range, .

[Table 42] LPDDR2 IDD Specification Parameters and Operating Conditions

Parameter/Condition	Symbol	Power Supply	Units	Notes
<b>Operating one bank active-precharge current (SDRAM) :</b> $t_{CK} = t_{CK(avg)min}$ ; CKE is HIGH; $\overline{CS}$ is HIGH between valid commands; CA bus inputs are SWITCHING; Data bus inputs are STABLE	IDD0 <sub>1</sub>	VDD1	mA	3
	IDD0 <sub>2</sub>	VDD2	mA	3
	IDD0 <sub>IN</sub>	VDDCA + VDDQ	mA	3,4
<b>Idle power-down standby current:</b> $t_{CK} = t_{CK(avg)min}$ ; CKE is LOW; $\overline{CS}$ is HIGH; All banks/RBs idle; CA bus inputs are SWITCHING; Data bus inputs are STABLE	IDD2P <sub>1</sub>	VDD1	mA	3
	IDD2P <sub>2</sub>	VDD2	mA	3
	IDD2P <sub>IN</sub>	VDDCA + VDDQ	mA	3,4
<b>Idle power-down standby current with clock stop:</b> CK = LOW, $\overline{CK}$ = HIGH; CKE is LOW; $\overline{CS}$ is HIGH; All banks/RBs idle; CA bus inputs are STABLE; Data bus inputs are STABLE	IDD2PS <sub>1</sub>	VDD1	mA	3
	IDD2PS <sub>2</sub>	VDD2	mA	3
	IDD2PS <sub>IN</sub>	VDDCA + VDDQ	mA	3,4
<b>Idle non power-down standby current:</b> $t_{CK} = t_{CK(avg)min}$ ; CKE is HIGH; $\overline{CS}$ is HIGH; All banks/RBs idle; CA bus inputs are SWITCHING; Data bus inputs are STABLE	IDD2N <sub>1</sub>	VDD1	mA	3
	IDD2N <sub>2</sub>	VDD2	mA	3
	IDD2N <sub>IN</sub>	VDDCA + VDDQ	mA	3,4
<b>Idle non power-down standby current with clock stop:</b> CK = LOW, $\overline{CK}$ = HIGH; CKE is HIGH; $\overline{CS}$ is HIGH; All banks/RBs idle; CA bus inputs are STABLE; Data bus inputs are STABLE	IDD2NS <sub>1</sub>	VDD1	mA	3
	IDD2NS <sub>2</sub>	VDD2	mA	3
	IDD2NS <sub>IN</sub>	VDDCA + VDDQ	mA	3,4

Parameter/Condition	Symbol	Power Supply	Units	Notes
<b>Active power-down standby current:</b> $t_{CK} = t_{CK(avg)min}$ ; CKE is LOW; $\overline{CS}$ is HIGH; One bank/RB active; CA bus inputs are SWITCHING; Data bus inputs are STABLE	IDD3P <sub>1</sub>	VDD1	mA	3
	IDD3P <sub>2</sub>	VDD2	mA	3
	IDD3P <sub>IN</sub>	VDDCA + VDDQ	mA	3,4
<b>Active power-down standby current with clock stop:</b> CK=LOW, $\overline{CK}$ =HIGH; CKE is LOW; $\overline{CS}$ is HIGH; One bank/RB active; CA bus inputs are STABLE; Data bus inputs are STABLE	IDD3PS <sub>1</sub>	VDD1	mA	3
	IDD3PS <sub>2</sub>	VDD2	mA	3
	IDD3PS <sub>IN</sub>	VDDCA + VDDQ	mA	3,4
<b>Active non power-down standby current:</b> $t_{CK} = t_{CK(avg)min}$ ; CKE is HIGH; $\overline{CS}$ is HIGH; One bank/RB active; CA bus inputs are SWITCHING; Data bus inputs are STABLE	IDD3N <sub>1</sub>	VDD1	mA	3
	IDD3N <sub>2</sub>	VDD2	mA	3
	IDD3N <sub>IN</sub>	VDDCA + VDDQ	mA	3,4
<b>Active non power-down standby current with clock stop:</b> CK=LOW, $\overline{CK}$ =HIGH; CKE is HIGH; $\overline{CS}$ is HIGH; One bank/RB active; CA bus inputs are STABLE; Data bus inputs are STABLE	IDD3NS <sub>1</sub>	VDD1	mA	3
	IDD3NS <sub>2</sub>	VDD2	mA	3
	IDD3NS <sub>IN</sub>	VDDCA + VDDQ	mA	3,4
<b>Operating burst read current:</b> $t_{CK} = t_{CK(avg)min}$ ; $\overline{CS}$ is HIGH between valid commands; One bank/RB active; BL = 4; RL = RLmin; CA bus inputs are SWITCHING; 50% data change each burst transfer	IDD4R <sub>1</sub>	VDD1	mA	3
	IDD4R <sub>2</sub>	VDD2	mA	3
	IDD4R <sub>IN</sub>	VDDCA	mA	3
	IDD4R <sub>Q</sub>	VDDQ	mA	3,6
<b>Operating burst write current:</b> $t_{CK} = t_{CK(avg)min}$ ; $\overline{CS}$ is HIGH between valid commands; One bank/RB active; BL = 4; WL = WLmin; CA bus inputs are SWITCHING; 50% data change each burst transfer	IDD4W <sub>1</sub>	VDD1	mA	3
	IDD4W <sub>2</sub>	VDD2	mA	3
	IDD4W <sub>IN</sub>	VDDCA + VDDQ	mA	3,4
<b>All Bank Refresh Burst current:</b> $t_{CK} = t_{CK(avg)min}$ ; CKE is HIGH between valid commands; $t_{RC} = t_{RFCabmin}$ ; Burst refresh; CA bus inputs are SWITCHING; Data bus inputs are STABLE;	IDD5 <sub>1</sub>	VDD1	mA	3
	IDD5 <sub>2</sub>	VDD2	mA	3
	IDD5 <sub>IN</sub>	VDDCA + VDDQ	mA	3,4
<b>All Bank Refresh Average current:</b> $t_{CK} = t_{CK(avg)min}$ ; CKE is HIGH between valid commands; $t_{RC} = t_{REFI}$ ; CA bus inputs are SWITCHING; Data bus inputs are STABLE;	IDD5AB <sub>1</sub>	VDD1	mA	3
	IDD5AB <sub>2</sub>	VDD2	mA	3
	IDD5AB <sub>IN</sub>	VDDCA + VDDQ	mA	3,4
<b>Per Bank Refresh Average current:</b> $t_{CK} = t_{CK(avg)min}$ ; CKE is HIGH between valid commands; $t_{RC} = t_{REFI}/8$ ; CA bus inputs are SWITCHING; Data bus inputs are STABLE;	IDD5PB <sub>1</sub>	VDD1	mA	1,3
	IDD5PB <sub>2</sub>	VDD2	mA	1,3
	IDD5PB <sub>IN</sub>	VDDCA + VDDQ	mA	1,3,4

Parameter/Condition	Symbol	Power Supply	Units	Notes
<b>Self refresh current (Standard Temperature Range):</b> CK=LOW, $\overline{\text{CK}}$ =HIGH; CKE is LOW; CA bus inputs are STABLE; Data bus inputs are STABLE; Maximum 1x Self-Refresh Rate;	IDD6 <sub>1</sub>	VDD1	mA	2,3,8,9,10
	IDD6 <sub>2</sub>	VDD2	mA	2,3,8,9,10
	IDD6 <sub>IN</sub>	VDDCA + VDDQ	mA	2,3,4,8,9,10
<b>Deep Power-Down current:</b> CK=LOW, $\overline{\text{CK}}$ =HIGH; CKE is LOW; CA bus inputs are STABLE; Data bus inputs are STABLE;	IDD8 <sub>1</sub>	VDD1	uA	3,11, 12
	IDD8 <sub>2</sub>	VDD2	uA	3,11, 12
	IDD8 <sub>IN</sub>	VDDCA + VDDQ	uA	3,4,11, 12

**NOTE :**

- 1) Per Bank Refresh only applicable for LPDDR2 devices of 1Gb or higher densities.
- 2) This is the general definition that applies to full array Self Refresh. Refer to Table 44, IDD6 Partial Array Self-Refresh Current for details of Partial Array Self Refresh IDD6 specification.
- 3) IDD values published are the maximum of the distribution of the arithmetic mean.
- 4) Measured currents are the summation of VDDQ and VDDCA.
- 5) To calculate total current consumption, the currents of all active operations must be considered.
- 6) Guaranteed by design with output load of 5pF and RON=40Ohm..
- 7) IDD current specifications are tested after the device is properly initialized.
- 8) In addition, supplier data sheets may include additional Self Refresh IDD values for temperature subranges within the Standard or Extended Temperature Ranges.
- 9) 1x Self-Refresh Rate is the rate at which the LPDDR2 device is refreshed internally during Self-Refresh before going into the Extended Temperature range.
- 10) IDD6 85°C is guaranteed, IDD6 45°C is typical values.
- 11) IDD8 85°C is guaranteed, IDD8 45°C is typical values.
- 12) DPD (Deep Power Down) function is an optional feature, and it will be enabled upon request.  
Please contact Samsung for more information.

## 14.3 IDD Spec Table

[Table 43] IDD Specification for 4Gb LPDDR2

Symbol		Power Supply	VDD2=1.2V	Units
			128M x32	
			1066Mbps	
IDD0	IDD0 <sub>1</sub>	VDD1	7	mA
	IDD0 <sub>2</sub>	VDD2	45	mA
	IDD0 <sub>IN</sub>	VDDCA + VDDQ	5	mA
IDD2P	IDD2P <sub>1</sub>	VDD1	0.5	mA
	IDD2P <sub>2</sub>	VDD2	1.1	mA
	IDD2P <sub>IN</sub>	VDDCA + VDDQ	0.1	mA
IDD2PS	IDD2PS <sub>1</sub>	VDD1	0.5	mA
	IDD2PS <sub>2</sub>	VDD2	1.1	mA
	IDD2PS <sub>IN</sub>	VDDCA + VDDQ	0.1	mA
IDD2N	IDD2N <sub>1</sub>	VDD1	1	mA
	IDD2N <sub>2</sub>	VDD2	13	mA
	IDD2N <sub>IN</sub>	VDDCA + VDDQ	3	mA
IDD2NS	IDD2NS <sub>1</sub>	VDD1	1	mA
	IDD2NS <sub>2</sub>	VDD2	6	mA
	IDD2NS <sub>IN</sub>	VDDCA + VDDQ	3	mA
IDD3P	IDD3P <sub>1</sub>	VDD1	1.5	mA
	IDD3P <sub>2</sub>	VDD2	4	mA
	IDD3P <sub>IN</sub>	VDDCA + VDDQ	0.1	mA
IDD3PS	IDD3PS <sub>1</sub>	VDD1	1.5	mA
	IDD3PS <sub>2</sub>	VDD2	4	mA
	IDD3PS <sub>IN</sub>	VDDCA + VDDQ	0.1	mA
IDD3N	IDD3N <sub>1</sub>	VDD1	2	mA
	IDD3N <sub>2</sub>	VDD2	15	mA
	IDD3N <sub>IN</sub>	VDDCA + VDDQ	3	mA
IDD3NS	IDD3NS <sub>1</sub>	VDD1	2	mA
	IDD3NS <sub>2</sub>	VDD2	7	mA
	IDD3NS <sub>IN</sub>	VDDCA + VDDQ	3	mA
IDD4R	IDD4R <sub>1</sub>	VDD1	2	mA
	IDD4R <sub>2</sub>	VDD2	150	mA
	IDD4R <sub>IN</sub>	VDDCA	3	mA
	IDD4R <sub>Q</sub>	VDDQ	140	mA
IDD4W	IDD4W <sub>1</sub>	VDD1	2	mA
	IDD4W <sub>2</sub>	VDD2	140	mA
	IDD4W <sub>IN</sub>	VDDCA + VDDQ	10	mA

Symbol			Power Supply	VDD2=1.2V	Units
				128M x32	
				1066Mbps	
IDD5	IDD5 <sub>1</sub>		VDD1	18	mA
	IDD5 <sub>2</sub>		VDD2	125	mA
	IDD5 <sub>IN</sub>		VDDCA + VDDQ	3	mA
IDD5AB	IDD5AB <sub>1</sub>		VDD1	3	mA
	IDD5AB <sub>2</sub>		VDD2	13	mA
	IDD5AB <sub>IN</sub>		VDDCA + VDDQ	3	mA
IDD5PB	IDD5PB <sub>1</sub>		VDD1	3	mA
	IDD5PB <sub>2</sub>		VDD2	22	mA
	IDD5PB <sub>IN</sub>		VDDCA + VDDQ	3	mA
IDD6	IDD6 <sub>1</sub>	45°C	VDD1	0.18	mA
		85°C		0.9	
	IDD6 <sub>2</sub>	45°C	VDD2	0.8	mA
		85°C		3.4	
	IDD6 <sub>IN</sub>	45°C	VDDCA + VDDQ	0.02	mA
		85°C		0.1	
IDD8	IDD8 <sub>1</sub>	45°C	VDD1	10	uA
		85°C		20	
	IDD8 <sub>2</sub>	45°C	VDD2	25	uA
		85°C		50	
	IDD8 <sub>IN</sub>	45°C	VDDCA + VDDQ	15	uA
		85°C		30	

## NOTE :

1) See Table 42, LPDDR2 IDD Specification Parameters and Operating Conditions for notes.

[Table 44] IDD6 Partial Array Self-Refresh Current

Parameter			4Gb		Unit
			45°C	85°C	
IDD6 Partial Array Self-Refresh Current (max)	Full Array	VDD1	180	900	uA
		VDD2	800	3400	
		VDDCA + VDDQ	20	100	
	1/2 Array	VDD1	160	700	uA
		VDD2	560	2400	
		VDDCA + VDDQ	20	100	
	1/4 Array	VDD1	140	600	uA
		VDD2	380	1800	
		VDDCA + VDDQ	20	100	
	1/8 Array	VDD1	120	550	uA
		VDD2	300	1500	
		VDDCA + VDDQ	20	100	

## NOTE :

1) IDD6 85°C is the maximum and IDD6 45°C is typical of the distribution of the arithmetic mean.

## 15.0 ELECTRICAL CHARACTERISTICS AND AC TIMING

### 15.1 Clock Specification

The jitter specified is a random jitter meeting a Gaussian distribution. Input clocks violating the min/max values may result in malfunction of the LPDDR2 device.

#### 15.1.1 Definition for $t_{CK}(avg)$ and $n_{CK}$

$t_{CK}(avg)$  is calculated as the average clock period across any consecutive 200 cycle window, where each clock period is calculated from rising edge to rising edge.

$$t_{CK}(avg) = \left( \sum_{j=1}^N t_{CK_j} \right) / N$$

*where*  $N = 200$

Unit ' $t_{CK}(avg)$ ' represents the actual clock average  $t_{CK}(avg)$  of the input clock under operation. Unit ' $n_{CK}$ ' represents one clock cycle of the input clock, counting the actual clock edges.

$t_{CK}(avg)$  may change by up to +/-1% within a 100 clock cycle window, provided that all jitter and timing specs are met.

#### 15.1.2 Definition for $t_{CK}(abs)$

$t_{CK}(abs)$  is defined as the absolute clock period, as measured from one rising edge to the next consecutive rising edge.

$t_{CK}(abs)$  is not subject to production test.

#### 15.1.3 Definition for $t_{CH}(avg)$ and $t_{CL}(avg)$

$t_{CH}(avg)$  is defined as the average high pulse width, as calculated across any consecutive 200 high pulses.

$$t_{CH}(avg) = \left( \sum_{j=1}^N t_{CH_j} \right) / (N \times t_{CK}(avg))$$

*where*  $N = 200$

$t_{CL}(avg)$  is defined as the average low pulse width, as calculated across any consecutive 200 low pulses.

$$t_{CL}(avg) = \left( \sum_{j=1}^N t_{CL_j} \right) / (N \times t_{CK}(avg))$$

*where*  $N = 200$

#### 15.1.4 Definition for $t_{JIT}(per)$

$t_{JIT}(per)$  is the single period jitter defined as the largest deviation of any signal  $t_{CK}$  from  $t_{CK}(avg)$ .

$t_{JIT}(per) = \text{Min/max of } \{t_{CK_i} - t_{CK}(avg) \text{ where } i = 1 \text{ to } 200\}$ .

$t_{JIT}(per)_{act}$  is the actual clock jitter for a given system.

$t_{JIT}(per)_{allowed}$  is the specified allowed clock period jitter.

$t_{JIT}(per)$  is not subject to production test.

### 15.1.5 Definition for $t_{JIT(cc)}$

$t_{JIT(cc)}$  is defined as the absolute difference in clock period between two consecutive clock cycles.

$t_{JIT(cc)} = \text{Max of } \{tCK_{i+1} - tCK_i\}$ .

$t_{JIT(cc)}$  defines the cycle to cycle jitter.

$t_{JIT(cc)}$  is not subject to production test.

### 15.1.6 Definition for $t_{ERR(nper)}$

$t_{ERR(nper)}$  is defined as the cumulative error across n multiple consecutive cycles from  $tCK(avg)$ .

$t_{ERR(nper),act}$  is the actual clock jitter over n cycles for a given system.

$t_{ERR(nper),allowed}$  is the specified allowed clock period jitter over n cycles.

$t_{ERR(nper)}$  is not subject to production test.

$$tERR(nper) = \left( \sum_{j=i}^{i+n-1} tCK_j \right) - n \times tCK(avg)$$

$t_{ERR(nper),min}$  can be calculated by the formula shown below:

$$tERR(nper), min = (1 + 0.68LN(n)) \times tJIT(per), min$$

$t_{ERR(nper),max}$  can be calculated by the formula shown below

$$tERR(nper), max = (1 + 0.68LN(n)) \times tJIT(per), max$$

Using these equations,  $t_{ERR(nper)}$  tables can be generated for each  $t_{JIT(per),act}$  value.

### 15.1.7 Definition for duty cycle jitter tJIT(duty)

t<sub>JIT</sub>(duty) is defined with absolute and average specification of tCH / tCL.

$$tJIT(duty), min = MIN((tCH(abs), min - tCH(avg), min), (tCL(abs), min - tCL(avg), min)) \times tCK(avg)$$

$$4X((tCH(abs), max - tCH(avg), max), (tCL(abs), max - tCL(avg), max)) \times tCK(avg)$$

### 15.1.8 Definition for tCK(abs), tCH(abs) and tCL(abs)

These parameters are specified per their average values, however it is understood that the following relationship between the average timing and the absolute instantaneous timing holds at all times

[Table 45] Definition for tCK(abs), tCH(abs), and tCL(abs)

Parameter	Symbol	Min	Unit
Absolute Clock Period	t <sub>CK</sub> (abs)	tCK(avg), min + tJIT(per), min	ps
Absolute Clock HIGH Pulse Width	t <sub>CH</sub> (abs)	tCH(avg),min + tJIT(duty),min / tCK(avg)min	tCK(avg)
Absolute Clock LOW Pulse Width	t <sub>CL</sub> (abs)	tCL(avg),min + tJIT(duty),min / tCK(avg)min	tCK(avg)

**NOTE :**

- 1) tCK(avg),min is expressed is ps for this table.
- 2) tJIT(duty),min is a negative value.



## 15.2 Period Clock Jitter

LPDDR2 devices can tolerate some clock period jitter without core timing parameter de-rating. This section describes device timing requirements in the presence of clock period jitter (tJIT(per)) in excess of the values found in Table 47, LPDDR2 AC Timing Table and how to determine cycle time de-rating and clock cycle de-rating.

### 15.2.1 Clock period jitter effects on core timing parameters

(tRCD, tRP, tRTP, tWR, tWRA, tWTR, tRC, tRAS, tRRD, tFAW)

Core timing parameters extend across multiple clock cycles. Period clock jitter will impact these parameters when measured in numbers of clock cycles. When the device is operated with clock jitter within the specification limits, the LPDDR2 device is characterized and verified to support  $tnPARAM = RU\{tPARAM / tCK(avg)\}$ .

When the device is operated with clock jitter outside specification limits, the number of clocks or tCK(avg) may need to be increased based on the values for each core timing parameter.

#### 15.2.1.1 Cycle time de-rating for core timing parameters

For a given number of clocks (tnPARAM), for each core timing parameter, average clock period (tCK(avg)) and actual cumulative period error (tERR(tnPARAM),act) in excess of the allowed cumulative period error (tERR(tnPARAM),allowed), the equation below calculates the amount of cycle time de-rating (in ns) required if the equation results in a positive value for a core timing parameter (tCORE).

$$CycleTimeDerating = MAX\left\{\left(\frac{tPARAM + tERR(tnPARAM),act - tERR(tnPARAM),allowed}{tnPARAM} - tCK(avg)\right), 0\right\}$$

A cycle time derating analysis should be conducted for each core timing parameter. The amount of cycle time derating required is the maximum of the cycle time de-ratings determined for each individual core timing parameter.

#### 15.2.1.2 Clock Cycle de-rating for core timing parameters

For a given number of clocks (tnPARAM) for each core timing parameter, clock cycle de-rating should be specified with amount of period jitter (tJIT(per)).

For a given number of clocks (tnPARAM), for each core timing parameter, average clock period (tCK(avg)) and actual cumulative period error (tERR(tnPARAM),act) in excess of the allowed cumulative period error (tERR(tnPARAM),allowed), the equation below calculates the clock cycle derating (in clocks) required if the equation results in a positive value for a core timing parameter (tCORE).

$$ClockCycleDerating = RU\left\{\frac{tPARAM + tERR(tnPARAM),act - tERR(tnPARAM),allowed}{tCK(avg)}\right\} - tnPARAM$$

A clock cycle de-rating analysis should be conducted for each core timing parameter.

## 15.2.2 Clock jitter effects on Command/Address timing parameters

(tIS, tIH, tISCKE, tIHCKE, tISb, tIHb, tISCKEb, tIHCKEb)

These parameters are measured from a command/address signal (CKE,  $\overline{CS}$ , CA0 - CA9) transition edge to its respective clock signal (CK/ $\overline{CK}$ ) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. tJIT(per)), as the setup and hold are relative to the clock signal crossing that latches the command/address.

Regardless of clock jitter values, these values shall be met.

## 15.2.3 Clock jitter effects on Read timing parameters

### 15.2.3.1 tRPRE

When the device is operated with input clock jitter, tRPRE needs to be de-rated by the actual period jitter (tJIT(per),act,max) of the input clock in excess of the allowed period jitter (tJIT(per),allowed,max). Output de-ratings are relative to the input clock.

$$tRPRE(min, derated) = 0.9 - \left( \frac{tJIT(per), act, max - tJIT(per), allowed, max}{tCK(avg)} \right)$$

For example,

if the measured jitter into a LPDDR2-800 device has tCK(avg) = 2500 ps, tJIT(per),act,min = -172 ps and tJIT(per),act,max = + 193 ps, then tRPRE,min,derated = 0.9 - (tJIT(per),act,max - tJIT(per),allowed,max)/tCK(avg) = 0.9 - (193 - 100)/2500 = .8628 tCK(avg)

### 15.2.3.2 tLZ(DQ), tHZ(DQ), tDQSK, tLZ(DQS), tHZ(DQS)

These parameters are measured from a specific clock edge to a data signal (DMn, DQm.: n=0,1,2,3. m=0 –31) transition and will be met with respect to that clock edge. Therefore, they are not affected by the amount of clock jitter applied (i.e. tJIT(per)).

### 15.2.3.3 tQSH, tQSL

These parameters are affected by duty cycle jitter which is represented by tCH(abs)min and tCL(abs)min.

$$tQSH(abs)min = tCH(abs)min - 0.05$$

$$tQSL(abs)min = tCL(abs)min - 0.05$$

These parameters determine absolute Data-Valid window at the LPDDR2 device pin.

Absolute min data-valid window @LPDDR2 device pin =

$$\min \{ (tQSH(abs)min * tCK(avg)min - tDQSQmax - tQHSmax), (tQSL(abs)min * tCK(avg)min - tDQSQmax - tQHSmax) \}$$

This minimum data-valid window shall be met at the target frequency regardless of clock jitter.

### 15.2.3.4 tRPST

tRPST is affected by duty cycle jitter which is represented by tCL(abs). Therefore tRPST(abs)min can be specified by tCL(abs)min.

$$tRPST(abs)min = tCL(abs)min - 0.05 = tQSL(abs)min$$

## 15.2.4 Clock jitter effects on Write timing parameters

### 15.2.4.1 tDS, tDH

These parameters are measured from a data signal (DMn, DQm.: n=0,1,2,3. m=0 –31) transition edge to its respective data strobe signal (DQSn,  $\overline{DQSn}$  : n=0,1,2,3) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. tJIT(per)), as the setup and hold are relative to the clock signal crossing that latches the command/address. Regardless of clock jitter values, these values shall be met.

### 15.2.4.2 tDSS, tDSH

These parameters are measured from a data strobe signal (DQSx,  $\overline{DQSx}$ ) crossing to its respective clock signal (CK/ $\overline{CK}$ ) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. tJIT(per)), as the setup and hold are relative to the clock signal crossing that latches the command/address. Regardless of clock jitter values, these values shall be met.

## 15.2.4.3 tDQSS

This parameter is measured from a data strobe signal (DQSx,  $\overline{\text{DQSx}}$ ) crossing to the subsequent clock signal (CK/ $\overline{\text{CK}}$ ) crossing. When the device is operated with input clock jitter, this parameter needs to be de-rated by the actual period jitter tJIT(per),act of the input clock in excess of the allowed period jitter tJIT(per),allowed.

$$tDQSS(\text{min}, \text{derated}) = 0.75 - \frac{tJIT(\text{per}), \text{act}, \text{min} - tJIT(\text{per}), \text{allowed}, \text{min}}{tCK(\text{avg})}$$

$$tDQSS(\text{max}, \text{derated}) = 1.25 - \frac{tJIT(\text{per}), \text{act}, \text{max} - tJIT(\text{per}), \text{allowed}, \text{max}}{tCK(\text{avg})}$$

For example,

if the measured jitter into a LPDDR2-800 device has tCK(avg)= 2500 ps, tJIT(per),act,min = -172 ps and tJIT(per),act,max= + 193 ps, then

tDQSS,(min,derated) = 0.75 - (tJIT(per),act,min - tJIT(per),allowed,min)/tCK(avg) = 0.75 - (-172 + 100)/2500 = .7788 tCK(avg)

and

tDQSS,(max,derated) = 1.25 - (tJIT(per),act,max - tJIT(per),allowed,max)/tCK(avg) = 1.25 - (193 - 100)/2500 = 1.2128 tCK(avg)

## 15.3 LPDDR2 Refresh Requirements by Device Density

[Table 46] LPDDR2 Refresh Requirement Parameters (per density)

Parameter		Symbol	4 Gb	Unit
Number of Banks			8	
Refresh Window Tcase ≤ 85°C		t <sub>REFW</sub>	32	ms
Required number of REFRESH commands (min)		R	8,192	
average time between REFRESH commands (for reference only) Tcase ≤ 85°C	REFab	t <sub>REFI</sub>	3.9	us
	REFpb	t <sub>REFIpb</sub>	0.4875	us
Refresh Cycle time		t <sub>RFCab</sub>	130	ns
Per Bank Refresh Cycle time		t <sub>RFCpb</sub>	60	ns
Burst Refresh Window = 4 x 8 x t <sub>RFCab</sub>		t <sub>REFBW</sub>	4.16	us

## NOTE :

1) Please refer to the addressing table "LPDDR2 SDRAM Addressing"

## 15.4 AC Timings

[Table 47] LPDDR2 AC Timing Table

Parameter	Symbol	min	max	min	t <sub>CK</sub>	LPDDR2	Unit
						1066	
Max. Frequency <sup>4)</sup>		~				533	MHz
Clock Timing							
Average Clock Period	t <sub>CK</sub> (avg)	min				1.875	ns
		max				100	
Average high pulse width	t <sub>CH</sub> (avg)	min				0.45	t <sub>CK</sub> (avg)
		max				0.55	
Average low pulse width	t <sub>CL</sub> (avg)	min				0.45	t <sub>CK</sub> (avg)
		max				0.55	
Absolute Clock Period	t <sub>CK</sub> (abs)	min				t <sub>CK</sub> (avg)min + t <sub>JIT</sub> (per),min	ps
Absolute clock HIGH pulse width (with allowed jitter)	t <sub>CH</sub> (abs), allowed	min				0.43	t <sub>CK</sub> (avg)
		max				0.57	
Absolute clock LOW pulse width (with allowed jitter)	t <sub>CL</sub> (abs), allowed	min				0.43	t <sub>CK</sub> (avg)
		max				0.57	
Clock Period Jitter (with allowed jitter)	t <sub>JIT</sub> (per), allowed	min				-90	ps
		max				90	
Maximum Clock Jitter between two consecutive clock cycles (with allowed jitter)	t <sub>JIT</sub> (cc), allowed	max				180	ps
Duty cycle Jitter (with allowed jitter)	t <sub>JIT</sub> (duty), allowed	min				min((t <sub>CH</sub> (abs),min - t <sub>CH</sub> (avg),min), (t <sub>CL</sub> (abs),min - t <sub>CL</sub> (avg),min)) * t <sub>CK</sub> (avg)	ps
		max				max((t <sub>CH</sub> (abs),max - t <sub>CH</sub> (avg),max), (t <sub>CL</sub> (abs),max - t <sub>CL</sub> (avg),max)) * t <sub>CK</sub> (avg)	ps
Cumulative error across 2 cycles	t <sub>ERR</sub> (2per), allowed	min				-132	ps
		max				132	
Cumulative error across 3 cycles	t <sub>ERR</sub> (3per), allowed	min				-157	ps
		max				157	
Cumulative error across 4 cycles	t <sub>ERR</sub> (4per), allowed	min				-175	ps
		max				175	
Cumulative error across 5 cycles	t <sub>ERR</sub> (5per), allowed	min				-188	ps
		max				188	
Cumulative error across 6 cycles	t <sub>ERR</sub> (6per), allowed	min				-200	ps
		max				200	
Cumulative error across 7 cycles	t <sub>ERR</sub> (7per), allowed	min				-209	ps
		max				209	
Cumulative error across 8 cycles	t <sub>ERR</sub> (8per), allowed	min				-217	ps
		max				217	
Cumulative error across 9 cycles	t <sub>ERR</sub> (9per), allowed	min				-224	ps
		max				224	
Cumulative error across 10 cycles	t <sub>ERR</sub> (10per), allowed	min				-231	ps
		max				231	
Cumulative error across 11 cycles	t <sub>ERR</sub> (11per), allowed	min				-237	ps
		max				237	
Cumulative error across 12 cycles	t <sub>ERR</sub> (12per), allowed	min				-242	ps
		max				242	
Cumulative error across n = 13, 14 . . . 49, 50 cycles	t <sub>ERR</sub> (nper), allowed	min				t <sub>ERR</sub> (nper),allowed, min = (1 + 0.68ln(n)) * t <sub>JIT</sub> (per), allowed, min	ps
		max				t <sub>ERR</sub> (nper),allowed, max = (1 + 0.68ln(n)) * t <sub>JIT</sub> (per), allowed, max	
ZQ Calibration Parameters							


Parameter	Symbol	min max	min t <sub>CK</sub>	LPDDR2	Unit
				1066	
Initialization Calibration Time	t <sub>ZQINIT</sub>	min		1	us
Full Calibration Time	t <sub>ZQCL</sub>	min	6	360	ns
Short Calibration Time	t <sub>ZQCS</sub>	min	6	90	ns
Calibration Reset Time	t <sub>ZQRESET</sub>	min	3	50	ns
Read Parameters <sup>11)</sup>					
DQS output access time from CK/CK#	t <sub>DQSC</sub>	min		2500	ps
		max		5500	
DQSCK Delta Short <sup>15)</sup>	t <sub>DQSCKDS</sub>	max		330	ps
DQSCK Delta Medium <sup>16)</sup>	t <sub>DQSCKDM</sub>	max		680	ps
DQSCK Delta Long <sup>17)</sup>	t <sub>DQSCKDL</sub>	max		920	ps
DQS - DQ skew	t <sub>DQSQ</sub>	max		200	ps
Data hold skew factor	t <sub>QHS</sub>	max		230	ps
DQS Output High Pulse Width	t <sub>QSH</sub>	min		t <sub>CH(abs)</sub> - 0.05	t <sub>CK(avg)</sub>
DQS Output Low Pulse Width	t <sub>QSL</sub>	min		t <sub>CL(abs)</sub> - 0.05	t <sub>CK(avg)</sub>
Data Half Period	t <sub>QHP</sub>	min		min(t <sub>QSH</sub> , t <sub>QSL</sub> )	t <sub>CK(avg)</sub>
DQ / DQS output hold time from DQS	t <sub>QH</sub>	min		t <sub>QHP</sub> - t <sub>QHS</sub>	ps
Read preamble <sup>12), 13)</sup>	t <sub>RPRE</sub>	min		0.9	t <sub>CK(avg)</sub>
Read postamble <sup>12), 14)</sup>	t <sub>RPST</sub>	min		t <sub>CL(abs)</sub> - 0.05	t <sub>CK(avg)</sub>
DQS low-Z from clock <sup>12)</sup>	t <sub>LZ(DQS)</sub>	min		t <sub>DQSC(MIN)</sub> - 300	ps
DQ low-Z from clock <sup>12)</sup>	t <sub>LZ(DQ)</sub>	min		t <sub>DQSC(MIN)</sub> - (1.4 * t <sub>QHS(MAX)</sub> )	ps
DQS high-Z from clock <sup>12)</sup>	t <sub>HZ(DQS)</sub>	max		t <sub>DQSC(MAX)</sub> - 100	ps
DQ high-Z from clock <sup>12)</sup>	t <sub>HZ(DQ)</sub>	max		t <sub>DQSC(MAX)</sub> + (1.4 * t <sub>DQSQ(MAX)</sub> )	ps
Write Parameters <sup>11)</sup>					
DQ and DM input hold time (Vref based)	t <sub>DH</sub>	min		210	ps
DQ and DM input setup time (Vref based)	t <sub>DS</sub>	min		210	ps
DQ and DM input pulse width	t <sub>DIPW</sub>	min		0.35	t <sub>CK(avg)</sub>
Write command to 1st DQS latching transition	t <sub>DQSS</sub>	min		0.75	t <sub>CK(avg)</sub>
		max		1.25	
DQS input high-level width	t <sub>DQSH</sub>	min		0.4	t <sub>CK(avg)</sub>
DQS input low-level width	t <sub>DQSL</sub>	min		0.4	t <sub>CK(avg)</sub>
DQS falling edge to CK setup time	t <sub>DSS</sub>	min		0.2	t <sub>CK(avg)</sub>
DQS falling edge hold time from CK	t <sub>DSH</sub>	min		0.2	t <sub>CK(avg)</sub>
Write postamble	t <sub>WPST</sub>	min		0.4	t <sub>CK(avg)</sub>
Write preamble	t <sub>WPRE</sub>	min		0.35	t <sub>CK(avg)</sub>
CKE Input Parameters					
CKE min. pulse width (high and low pulse width)	t <sub>CKE</sub>	min	3	3	t <sub>CK(avg)</sub>
CKE input setup time	t <sub>ISCKE</sub> <sup>2)</sup>	min		0.25	t <sub>CK(avg)</sub>
CKE input hold time	t <sub>IHCKE</sub> <sup>3)</sup>	min		0.25	t <sub>CK(avg)</sub>
Command Address Input Parameters <sup>11)</sup>					
Address and control input setup time (Vref based)	t <sub>IS</sub> <sup>1)</sup>	min		220	ps
Address and control input hold time (Vref based)	t <sub>IH</sub> <sup>1)</sup>	min		220	ps
Address and control input pulse width	t <sub>IPW</sub>	min		0.40	t <sub>CK(avg)</sub>
Boot Parameters (10 MHz - 55 MHz) <sup>5), 7), 8)</sup>					
Clock Cycle Time	t <sub>CKb</sub>	max	-	100	ns
		min		18	

Parameter	Symbol	min max	min t <sub>CK</sub>	LPDDR2	Unit
				1066	
CKE Input Setup Time	t <sub>ISCKEb</sub>	min	-	2.5	ns
CKE Input Hold Time	t <sub>IHCKEb</sub>	min	-	2.5	ns
Address & Control Input Setup Time	t <sub>ISb</sub>	min	-	1150	ps
Address & Control Input Hold Time	t <sub>IHb</sub>	min	-	1150	ps
DQS Output Data Access Time from CK/CK#	t <sub>DQSCkb</sub>	min	-	2.0	ns
		max		10.0	
Data Strobe Edge to Output Data Edge t <sub>DQSQb</sub> - 1.2	t <sub>DQSQb</sub>	max	-	1.2	ns
Data Hold Skew Factor	t <sub>QHSb</sub>	max	-	1.2	ns
Mode Register Parameters					
MODE REGISTER Write command period	t <sub>MRW</sub>	min	5	5	t <sub>CK</sub> (avg)
Mode Register Read command period	t <sub>MRR</sub>	min	2	2	t <sub>CK</sub> (avg)
LPDDR2 SDRAM Core Parameters <sup>9)</sup>					
Read Latency	RL	min	3	8	t <sub>CK</sub> (avg)
Write Latency	WL	min	1	4	t <sub>CK</sub> (avg)
ACTIVE to ACTIVE command period	t <sub>RC</sub>	min		t <sub>RAS</sub> + t <sub>RPab</sub> (with all-bank Precharge) t <sub>RAS</sub> + t <sub>RPpb</sub> (with per-bank Precharge)	ns
CKE min. pulse width during Self-Refresh (low pulse width during Self-Refresh)	t <sub>CKESR</sub>	min	3	15	ns
Self refresh exit to next valid command delay	t <sub>XSR</sub>	min	2	t <sub>RFCab</sub> + 10	ns
Exit power down to next valid command delay	t <sub>XP</sub>	min	2	7.5	ns
LPDDR2 CAS to CAS delay	t <sub>CCD</sub>	min	2	2	t <sub>CK</sub> (avg)
Internal Read to Precharge command delay	t <sub>RTP</sub>	min	2	7.5	ns
RAS to CAS Delay	t <sub>RCD</sub>	min	3	18	ns
Row Precharge Time (single bank)	t <sub>RPpb</sub>	min	3	18	ns
Row Precharge Time (all banks)	t <sub>RPab</sub> 4-bank	min	3	18	ns
Row Precharge Time (all banks)	t <sub>RPab</sub> 8-bank	min	3	21	ns
Row Active Time	t <sub>RAS</sub>	min	3	42	ns
		max	-	70	us
Write Recovery Time	t <sub>WR</sub>	min	3	15	ns
Internal Write to Read Command Delay	t <sub>WTR</sub>	min	2	7.5	ns
Active bank A to Active bank B	t <sub>RRD</sub>	min	2	10	ns
Four Bank Activate Window	t <sub>FAW</sub>	min	8	50	ns
Minimum Deep Power Down Time	t <sub>DPD</sub>	min		500	us
LPDDR2 Temperature De-Rating					
t <sub>DQSCk</sub> De-Rating	t <sub>DQSCk</sub> (Derated)	max		5620	ps
Core Timings Temperature De-Rating for SDRAM	t <sub>RCD</sub> (Derated)	min		t <sub>RCD</sub> + 1.875	ns
	t <sub>RC</sub> (Derated)	min		t <sub>RAS</sub> (derated) + t <sub>RP</sub> (derated)	ns
	t <sub>RAS</sub> (Derated)	min		t <sub>RAS</sub> + 1.875	ns
	t <sub>RP</sub> (Derated)	min		t <sub>RP</sub> + 1.875	ns
	t <sub>RRD</sub> (Derated)	min		t <sub>RRD</sub> + 1.875	ns

## NOTE :

1) Input set-up/hold time for signal(CA0 ~ 9, CS)

- 2) CKE input setup time is measured from CKE reaching high/low voltage level to CK/ $\overline{\text{CK}}$  crossing.
- 3) CKE input hold time is measured from CK/ $\overline{\text{CK}}$  crossing to CKE reaching high/low voltage level.
- 4) Frequency values are for reference only. Clock cycle time (tCK) shall be used to determine device capabilities.
- 5) To guarantee device operation before the LPDDR2 device is configured a number of AC boot timing parameters are defined in the Table 47, LPDDR2 AC Timing Table. Boot parameter symbols have the letter b appended, e.g. tCK during boot is tCKb.
- 6) Frequency values are for reference only. Clock cycle time (tCK or tCKb) shall be used to determine device capabilities.
- 7) The SDRAM will set some Mode register default values upon receiving a RESET (MRW) command as specified in 5.2 Mode Register Definition.
- 8) The output skew parameters are measured with Ron default settings into the reference load.
- 9) The min tCK column applies only when tCK is greater than 6ns for LPDDR2 devices. In this case, both min tCK values and analog timing (ns) shall be satisfied.
- 10) All AC timings assume an input slew rate of 1V/ns.
- 11) Read, Write, and Input Setup and Hold values are referenced to Vref.
- 12) For low-to-high and high-to-low transitions, the timing reference will be at the point when the signal crosses VTT. tHZ and tLZ transitions occur in the same access time (with respect to clock) as valid data transitions. These parameters are not referenced to a specific voltage level but to the time when the device output is no longer driving (for tRPST, tHZ(DQS) and tHZ(DQ)), or begins driving (for tRPRE, tLZ(DQS), tLZ(DQ)). Figure 15 shows a method to calculate the point when device is no longer driving tHZ(DQS) and tHZ(DQ), or begins driving tLZ(DQS), tLZ(DQ) by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent.



**Figure 15. HSUL\_12 Driver Output Reference Load for Timing and Slew Rate**

The parameters tLZ(DQS), tLZ(DQ), tHZ(DQS), and tHZ(DQ) are defined as single-ended. The timing parameters tRPRE and tRPST are determined from the differential signal DQS- $\overline{\text{DQS}}$ .

- 13) Measured from the start driving of DQS -  $\overline{\text{DQS}}$  to the start driving the first rising strobe edge.
- 14) Measured from the start driving the last falling strobe edge to the stop driving DQS -  $\overline{\text{DQS}}$ .
- 15) tDQSKDS is the absolute value of the difference between any two tDQSK measurements (within a byte lane) within a contiguous sequence of bursts within a 160ns rolling window. tDQSKDS is not tested and is guaranteed by design. Temperature drift in the system is  $< 10\text{C/s}$ . Values do not include clock jitter.
- 16) tDQSKDM is the absolute value of the difference between any two tDQSK measurements (within a byte lane) within a 1.6us rolling window. tDQSKDM is not tested and is guaranteed by design. Temperature drift in the system is  $< 10\text{C/s}$ . Values do not include clock jitter.
- 17) tDQSKDL is the absolute value of the difference between any two tDQSK measurements (within a byte lane) within a 32ms rolling window. tDQSKDL is not tested and is guaranteed by design. Temperature drift in the system is  $< 10\text{C/s}$ . Values do not include clock jitter.
- 18) Min tCK of 5 clocks is valid when the Overlay Window is disabled. Refer to Vendor datasheets for min tCK when the Overlay Window is enabled.

## 15.5 CA and $\overline{\text{CS}}$ Setup, Hold and Derating

For all input signals(CA and  $\overline{\text{CS}}$ ) the total tIS (setup time) and tIH (hold time) required is calculated by adding the data sheet tIS(base) and tIH(base) value (see Table 48) to the  $\Delta tIS$  and  $\Delta tIH$  derating value (see Table 49) respectively.

Example: tIS (total setup time) = tIS(base) +  $\Delta tIS$

Setup (tIS) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of  $V_{\text{Ref}}(\text{DC})$  and the first crossing of  $V_{\text{IH}}(\text{AC})_{\text{min}}$ . Setup (tIS) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of  $V_{\text{Ref}}(\text{DC})$  and the first crossing of  $V_{\text{IL}}(\text{AC})_{\text{max}}$ . If the actual signal is always earlier than the nominal slew rate line between shaded ' $V_{\text{Ref}}(\text{DC})$  to ac region', use nominal slew rate for derating value (see Figure 16 Illustration of nominal slew rate and tVAC for setup time tIS for CA and CS with respect to clock.). If the actual signal is later than the nominal slew rate line anywhere between shaded ' $V_{\text{Ref}}(\text{DC})$  to ac region', the slew rate of a tangent line to the actual signal from the ac level to dc level is used for derating value (see Figure 18 Illustration of tangent line for setup time tIS for CA and CS with respect to clock).

Hold (tIH) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of  $V_{\text{IL}}(\text{DC})_{\text{max}}$  and the first crossing of  $V_{\text{Ref}}(\text{DC})$ . Hold (tIH) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of  $V_{\text{IH}}(\text{DC})_{\text{min}}$  and the first crossing of  $V_{\text{Ref}}(\text{DC})$ . If the actual signal is always later than the nominal slew rate line between shaded 'dc to  $V_{\text{Ref}}(\text{DC})$  region', use nominal slew rate for derating value (see Figure 17 Illustration of nominal slew rate for hold time tIH for CA and CS with respect to clock). If the actual signal is earlier than the nominal slew rate line anywhere between shaded 'dc to  $V_{\text{Ref}}(\text{DC})$  region', the slew rate of a tangent line to the actual signal from the dc level to  $V_{\text{Ref}}(\text{DC})$  level is used for derating value (see Figure 19 Illustration of tangent line for hold time tIH for CA and CS with respect to clock).

For a valid transition the input signal has to remain above/below  $V_{\text{IH/IL}}(\text{AC})$  for some time  $t_{\text{VAC}}$  (see Table 50).

Although for slow slew rates the total setup time might be negative (i.e. a valid input signal will not have reached  $V_{\text{IH/IL}}(\text{AC})$  at the time of the rising clock transition) a valid input signal is still required to complete the transition and reach  $V_{\text{IH/IL}}(\text{AC})$ .

For slew rates in between the values listed in Table 49, the derating values may obtained by linear interpolation.

These values are typically not subject to production test. They are verified by design and characterization.

[Table 48] CA and  $\overline{\text{CS}}$  Setup and Hold Base-Values for 1V/ns

unit [ps]	LPDDR2	reference
	1066	
tIS(base)	0	$V_{\text{IH/L}}(\text{ac}) = V_{\text{REF}}(\text{dc}) \pm 220\text{mV}$
tIH(base)	90	$V_{\text{IH/L}}(\text{dc}) = V_{\text{REF}}(\text{dc}) \pm 130\text{mV}$

**NOTE :**

1) ac/dc referenced for 1V/ns CA and  $\overline{\text{CS}}$  slew rate and 2V/ns differential CK- $\overline{\text{CK}}$  slew rate.



[Table 49] Derating values LPDDR2 tIS/tIH - ac/dc based AC220


$\Delta tIS, \Delta tIH$ derating in [ps] AC/DC based AC220 Threshold $\rightarrow V_{IH}(AC)=V_{Ref}(DC)+220mV, V_{IL}(AC)=V_{Ref}(DC)-220mV$ DC100 Threshold $\rightarrow V_{IH}(DC)=V_{Ref}(DC)+130mV, V_{IL}(DC)=V_{Ref}(DC)-130mV$																	
		CK, $\overline{CK}$ Differential Slew Rate															
		4.0 V/ns		3.0 V/ns		2.0 V/ns		1.8 V/ns		1.6 V/ns		1.4 V/ns		1.2 V/ns		1.0 V/ns	
		$\Delta tIS$	$\Delta tIH$	$\Delta tIS$	$\Delta tIH$	$\Delta tIS$	$\Delta tIH$	$\Delta tIS$	$\Delta tIH$	$\Delta tIS$	$\Delta tIH$	$\Delta tIS$	$\Delta tIH$	$\Delta tIS$	$\Delta tIH$	$\Delta tIS$	$\Delta tIH$
CA, $\overline{CS}$ Slew rate V/ns	2.0	110	65	110	65	110	65										
	1.5	74	43	73	43	73	43	89	59								
	1.0	0	0	0	0	0	0	16	16	32	32						
	0.9			-3	-5	-3	-5	13	11	29	27	45	43				
	0.8					-8	-13	8	3	24	19	40	35	56	55		
	0.7							2	-6	18	10	34	26	50	46	66	78
	0.6									10	-3	26	13	42	33	58	65
	0.5											4	-4	20	16	36	48
	0.4													-7	2	17	34

## NOTE :

1) Cell contents shaded in red are defined as 'not supported'.


[Table 50] Required time  $t_{VAC}$  above  $V_{IH}(AC)$  {below  $V_{IL}(AC)$ } for valid transition

Slew Rate [V/ns]	$t_{VAC}$ @ 220mV [ps]	
	min	max
> 2.0	175	-
2.0	170	-
1.5	167	-
1.0	163	-
0.9	162	-
0.8	161	-
0.7	159	-
0.6	155	-
0.5	150	-
< 0.5	150	-




$$\text{Setup Slew Rate Falling Signal} = \frac{V_{\text{Ref}}(\text{DC}) - V_{\text{IL}}(\text{AC})\text{max}}{\Delta\text{TF}} \quad \text{Setup Slew Rate Rising Signal} = \frac{V_{\text{IH}}(\text{AC})\text{min} - V_{\text{Ref}}(\text{DC})}{\Delta\text{TR}}$$


Figure 16. Illustration of nominal slew rate and  $t_{VAC}$  for setup time  $t_{IS}$  for CA and  $\overline{\text{CS}}$  with respect to clock.



$$\text{Hold Slew Rate Rising Signal} = \frac{V_{Ref}(DC) - V_{IL}(DC) \max}{\Delta TR} \quad \text{Hold Slew Rate Falling Signal} = \frac{V_{IH}(DC) \min - V_{Ref}(DC)}{\Delta TF}$$

Figure 17. Illustration of nominal slew rate for hold time  $t_{IH}$  for CA and  $\overline{CS}$  with respect to clock

Figure 18. Illustration of tangent line for setup time  $t_{IS}$  for CA and  $\overline{CS}$  with respect to clock

Figure 19. Illustration of tangent line for hold time  $t_{\text{H}}$  for CA and  $\overline{\text{CS}}$  with respect to clock

## 15.6 Data Setup, Hold and Slew Rate Derating

For all input signals(DQ, DM) the total tDS (setup time) and tDH (hold time) required is calculated by adding the data sheet tDS(base) and tDH(base) value (see Table 51) to the  $\Delta t_{DS}$  and  $\Delta t_{DH}$  (see Table 52) derating value respectively. Example: tDS (total setup time) = tDS(base) +  $\Delta t_{DS}$ .

Setup (tDS) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of  $V_{Ref}(DC)$  and the first crossing of  $V_{IH}(AC)_{min}$ . Setup (tDS) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of  $V_{Ref}(DC)$  and the first crossing of  $V_{IL}(AC)_{max}$  (see Figure 20 Illustration of nominal slew rate and tVAC for setup time tDS for DQ with respect to strobe). If the actual signal is always earlier than the nominal slew rate line between shaded ' $V_{Ref}(DC)$  to ac region', use nominal slew rate for derating value. If the actual signal is later than the nominal slew rate line anywhere between shaded ' $V_{Ref}(DC)$  to ac region', the slew rate of a tangent line to the actual signal from the ac level to dc level is used for derating value (see Figure 22 Illustration of tangent line for setup time tDS for DQ with respect to strobe).

Hold (tDH) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of  $V_{IL}(DC)_{max}$  and the first crossing of  $V_{Ref}(DC)$ . Hold (tDH) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of  $V_{IH}(DC)_{min}$  and the first crossing of  $V_{Ref}(DC)$  (see Figure 21 Illustration of nominal slew rate for hold time tDH for DQ with respect to strobe). If the actual signal is always later than the nominal slew rate line between shaded 'dc level to  $V_{Ref}(DC)$  region', use nominal slew rate for derating value. If the actual signal is earlier than the nominal slew rate line anywhere between shaded 'dc to  $V_{Ref}(DC)$  region', the slew rate of a tangent line to the actual signal from the dc level to  $V_{Ref}(DC)$  level is used for derating value (see Figure 23 Illustration of tangent line for hold time tDH for DQ with respect to strobe).

For a valid transition the input signal has to remain above/below  $V_{IH/IL}(AC)$  for some time  $t_{VAC}$  (see Table 53).

Although for slow slew rates the total setup time might be negative (i.e. a valid input signal will not have reached  $V_{IH/IL}(AC)$  at the time of the rising clock transition) a valid input signal is still required to complete the transition and reach  $V_{IH/IL}(AC)$ .

For slew rates in between the values listed in the tables the derating values may obtained by linear interpolation.

These values are typically not subject to production test. They are verified by design and characterization

[Table 51] Data Setup and Hold Base-Values

[ps]	LPDDR2	reference
	1066	
tDS(base)	-10	$V_{IH/L}(ac)=V_{REF}(dc)+/-220mV$
tDH(base)	80	$V_{IH/L}(dc)=V_{REF}(dc)+/-130mV$

**NOTE :**

1) ac/dc referenced for 1V/ns DQ, DM slew rate and 2V/ns differential DQS- $\overline{DQS}$  slew rate..

[Table 52] Derating values LPDDR2 tDS/tDH - ac/dc based AC220


$\Delta tDS, \Delta tDH$ derating in [ps] AC/DC based <sup>1)</sup> AC220 Threshold $\rightarrow V_{IH}(AC)=V_{Ref}(DC)+220mV, V_{IL}(AC)=V_{Ref}(DC)-220mV$ DC130 Threshold $\rightarrow V_{IH}(DC)=V_{Ref}(DC)+130mV, V_{IL}(DC)=V_{Ref}(DC)-130mV$																	
		DQS, $\overline{DQS}$ Differential Slew Rate															
		4.0 V/ns		3.0 V/ns		2.0 V/ns		1.8 V/ns		1.6 V/ns		1.4 V/ns		1.2 V/ns		1.0 V/ns	
		$\Delta tDS$	$\Delta tDH$	$\Delta tDS$	$\Delta tDH$	$\Delta tDS$	$\Delta tDH$	$\Delta tDS$	$\Delta tDH$	$\Delta tDS$	$\Delta tDH$	$\Delta tDS$	$\Delta tDH$	$\Delta tDS$	$\Delta tDH$	$\Delta tDS$	$\Delta tDH$
DQ, DM Slew rate V/ns	2.0	110	65	110	65	110	65	-	-	-	-	-	-	-	-	-	-
	1.5	74	43	73	43	73	43	89	59	-	-	-	-	-	-	-	-
	1.0	0	0	0	0	0	0	16	16	32	32	-	-	-	-	-	-
	0.9	-	-	-3	-5	-3	-5	13	11	29	27	45	43	-	-	-	-
	0.8	-	-	-	-	-8	-13	8	3	24	19	40	35	56	55	-	-
	0.7	-	-	-	-	-	-	2	-6	18	10	34	26	50	46	66	78
	0.6	-	-	-	-	-	-	-	-	10	-3	26	13	42	33	58	65
	0.5	-	-	-	-	-	-	-	-	-	-	4	-4	20	16	36	48
	0.4	-	-	-	-	-	-	-	-	-	-	-	-	-7	2	17	34

NOTE :

1) Cell contents shaded in red are defined as 'not supported'.

[Table 53] Required time  $t_{VAC}$  above  $V_{IH}(AC)$  {below  $V_{IL}(AC)$ } for valid transition


Slew Rate [V/ns]	$t_{VAC}$ @ 220mV [ps]	
	min	max
> 2.0	175	-
2.0	170	-
1.5	167	-
1.0	163	-
0.9	162	-
0.8	161	-
0.7	159	-
0.6	155	-
0.5	150	-
< 0.5	150	-



$$\text{Setup Slew Rate Falling Signal} = \frac{V_{Ref}(DC) - V_{IL}(AC) \max}{\Delta TF} \quad \text{Setup Slew Rate Rising Signal} = \frac{V_{IH}(AC) \min - V_{Ref}(DC)}{\Delta TR}$$


Figure 20. Illustration of nominal slew rate and  $t_{VAC}$  for setup time  $t_{DS}$  for DQ with respect to strobe






$$\text{Hold Slew Rate Rising Signal} = \frac{V_{Ref}(DC) - V_{IL}(DC) \max}{\Delta TR} \quad \text{Hold Slew Rate Falling Signal} = \frac{V_{IH}(DC) \min - V_{Ref}(DC)}{\Delta TF}$$

Figure 21. Illustration of nominal slew rate for hold time  $t_{DH}$  for DQ with respect to strobe



**Figure 22. Illustration of tangent line for setup time  $t_{DS}$  for DQ with respect to strobe**

Figure 23. Illustration of tangent line for hold time  $t_{\text{DH}}$  for DQ with respect to strobe


## CH.B 8Gb DDP LPDDR2 SDRAM (256M x32)

**LPDDR2 SDRAM SPECIFICATION****8G = 128M x 32 + 128M x 32, 2/CS, 2CKE****1.0 KEY FEATURE**

- Double-data rate architecture; two data transfers per clock cycle
- Bidirectional data strobes (DQS,  $\overline{\text{DQS}}$ ), These are transmitted/received with data to be used in capturing data at the receiver
- Differential clock inputs (CK and  $\overline{\text{CK}}$ )
- Differential data strobes (DQS and  $\overline{\text{DQS}}$ )
- Commands & addresses entered on both positive and negative CK edges; data and data mask referenced to both edges of DQS
- 8 internal banks for concurrent operation
- Data mask (DM) for write data
- Burst Length: 4 (default), 8 or 16
- Burst Type: Sequential or Interleave
- Read & Write latency : Refer to AC Timing table
- Auto Precharge option for each burst access
- Configurable Drive Strength
- Auto Refresh and Self Refresh Modes
- Partial Array Self Refresh and Temperature Compensated Self Refresh
- Deep Power Down Mode
- HSUL\_12 compatible inputs
- VDD1/VDD2/VDDQ/VDDCA  
: 1.8V/1.2V/1.2V/1.2V
- No DLL : CK to DQS is not synchronized
- Edge aligned data output, center aligned data input
- Auto refresh duty cycle : 3.9us
- 2/CS, 2CKE

**2.0 ORDERING INFORMATION**

Part No.	Org.	Temperature	Max Frequency	Interface
K4P8G304EQ-*GC2	x32	Tc=-25~85°C	1066Mbps (tCK=1.875ns)	HSUL_12



## 3.0 LPDDR2 SDRAM ADDRESSING

[Table 1] LPDDR2 SDRAM Addressing

Items		4Gb
Number of Banks		8
Bank Addresses		BA0-BA2
$t_{REFI}(us)^{2)}$		3.9
x16	Row Addresses	R0-R13
	Column Addresses <sup>1)</sup>	C0-C10
x32	Row Addresses	R0-R13
	Column Addresses <sup>1)</sup>	C0-C9


**NOTE :**

1) The least-significant column address C0 is not transmitted on the CA bus, and is implied to be zero.

2)  $t_{REFI}$  values for all bank refresh is  $T_c = -25 \sim 85^{\circ}C$ ,  $T_c$  means Operating Case Temperature

3) Row and Column Address values on the CA bus that are not used are "don't care."

## 3.1 Functional Block Diagram



## 3.2 Input/Output Functional Description

[Table 2] Pad Definition and Description

Name	Type	Description
CK, $\overline{\text{CK}}$	Input	<b>Clock:</b> CK and $\overline{\text{CK}}$ are differential clock inputs. All Double Data Rate (DDR) CA inputs are sampled on both positive and negative edge of CK. Single Data Rate (SDR) inputs, $\overline{\text{CS}}$ and CKE, are sampled at the positive Clock edge. Clock is defined as the differential pair, CK and $\overline{\text{CK}}$ . The positive Clock edge is defined by the cross point of a rising CK and a falling $\overline{\text{CK}}$ . The negative Clock edge is defined by the cross point of a falling CK and a rising $\overline{\text{CK}}$ .
CKE0, CKE1	Input	<b>Clock Enable:</b> CKE HIGH activates and CKE LOW deactivates internal clock signals and therefore device input buffers and output drivers. Power savings modes are entered and exited through CKE transitions. CKE is considered part of the command code. See Command truth table for command code descriptions. CKE is sampled at the positive Clock edge.
$\overline{\text{CS}}$ 0, $\overline{\text{CS}}$ 1	Input	<b>Chip Select:</b> $\overline{\text{CS}}$ is considered part of the command code. See Command truth table for command code descriptions. $\overline{\text{CS}}$ is sampled at the positive Clock edge.
CA0 - CA9	Input	<b>DDR Command/Address Inputs:</b> Uni-directional command/address bus inputs. CA is considered part of the command code. See Command truth table for command code descriptions.
DQ0 - DQ15 (x16) DQ0 - DQ31 (x32)	I/O	<b>Data Inputs/Outputs:</b> Bi-directional data bus
DQS0 - DQS1 $\overline{\text{DQS}}$ 0 - $\overline{\text{DQS}}$ 1 (x16) DQS0 - DQS3 $\overline{\text{DQS}}$ 0 - $\overline{\text{DQS}}$ 3 (x32)	I/O	<b>Data Strokes (Bi-directional, Differential):</b> The data strobe is bi-directional (used for read and write data) and Differential (DQS and $\overline{\text{DQS}}$ ). It is output with read data and input with write data. DQS is edge-aligned to read data and centered with write data.  For x16, DQS0 and $\overline{\text{DQS}}$ 0 correspond to the data on DQ0 - DQ7, DQS1 and $\overline{\text{DQS}}$ 1 to the data on DQ8 - DQ15. For x32, DQS0 and $\overline{\text{DQS}}$ 0 correspond to the data on DQ0 - DQ7, DQS1 and $\overline{\text{DQS}}$ 1 to the data on DQ8 - DQ15, DQS2 and $\overline{\text{DQS}}$ 2 to the data on DQ16 - DQ23, DQS3 and $\overline{\text{DQS}}$ 3 to the data on DQ24 - DQ31.
DM0 - DM1 (x16) DM0 - DM3 (x32)	Input	<b>Input Data Mask:</b> DM is the input mask signal for write data. Input data is masked when DM is sampled HIGH coincident with that input data during a Write access. DM is sampled on both edges of DQS. Although DM is for input only, the DM loading shall match the DQ and DQS (or $\overline{\text{DQS}}$ ).  DM0 is the input data mask signal for the data on DQ0-7. For x16 and x32 devices, DM1 is the input data mask signal for the data on DQ8-15. For x32 device, DM2 is the input data mask signal for the data on DQ16-23 and DM3 is the input data mask signal for the data on DQ24-31.
V <sub>DD1</sub>	Supply	<b>Core Power Supply 1:</b> Core power supply.
V <sub>DD2</sub>	Supply	<b>Core Power Supply 2:</b> Core power supply.
V <sub>DDCA</sub>	Supply	<b>Input Receiver Power Supply:</b> Power supply for CA0-9, CKE, $\overline{\text{CS}}$ , CK, and $\overline{\text{CK}}$ input buffers.
V <sub>DDQ</sub>	Supply	<b>I/O Power Supply:</b> Power supply for Data input/output buffers.
V <sub>Ref</sub> (CA)	Supply	<b>Reference Voltage for CA Command and Control Input Receiver:</b> Reference voltage for all CA0-9, CKE, $\overline{\text{CS}}$ , CK, and $\overline{\text{CK}}$ input buffers.
V <sub>Ref</sub> (DQ)	Supply	<b>Reference Voltage for DQ Input Receiver:</b> Reference voltage for all Data input buffers.
V <sub>SS</sub>	Supply	<b>Ground</b>
V <sub>SSCA</sub>	Supply	<b>Ground for Input Receivers</b>
V <sub>SSQ</sub>	Supply	<b>I/O Ground</b>
ZQ	I/O	<b>Reference Pin for Output Drive Strength Calibration</b>

**NOTE :**

1) Data includes DQ and DM.

## 4.0 FUNCTIONAL DESCRIPTION

This device contains the following number of bits:

4Gb has 4,294,967,296 bits

All LPDDR2 devices use a double data rate architecture on the Command/Address (CA) bus to reduce the number of input pins in the system. The 10-bit CA bus contains command, address, and Bank/Row Buffer information. Each command uses one clock cycle, during which command information is transferred on both the positive and negative edge of the clock.

LPDDR2 uses a double data rate architecture on the DQ pins to achieve high speed operation. The double data rate architecture is essentially a 4n prefetch architecture with an interface designed to transfer two data bits per DQ every clock cycle at the I/O pins. A single read or write access for the LPDDR2 effectively consists of a single 4n-bit wide, one clock cycle data transfer at the internal SDRAM core and four corresponding n-bit wide, one-half-clock-cycle data transfers at the I/O pins.

Read and write accesses to the LPDDR2 are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence.

For LPDDR2 devices, accesses begin with the registration of an Activate command, which is then followed by a Read or Write command. The address and BA bits registered coincident with the Activate command are used to select the row and the Bank to be accessed. The address bits registered coincident with the Read or Write command are used to select the Bank and the starting column location for the burst access.

Prior to normal operation, the LPDDR2 must be initialized. The following section provides detailed information covering device initialization, register definition, command description and device operation.



## 4.1 Simplified LPDDR2 Bus Interface State Diagram

The simplified LPDDR2 bus interface state diagram provides a simplified illustration of allowed state transitions and the related commands to control them. For a complete definition of the device behavior, the information provided by the state diagram should be integrated with the truth tables and timing specification.

The truth tables provide complementary information to the state diagram, they clarify the device behavior and the applied restrictions when considering the actual state of all the banks.

For the command definition, see datasheet of [Command Definition & Timing Diagram].




Figure 1. LPDDR2: Simplified Bus Interface State Diagram

**NOTE :**

1) For LPDDR2-SDRAM in the Idle state, all banks are precharged.

## 4.2 Mode Register Definition

### 4.2.1 Mode Register Assignment and Definition in LPDDR2 SDRAM

[Table 3] Mode Register Assignment in LPDDR2 SDRAM (Common part) shows the 16 common mode registers for LPDDR2 SDRAM. [Table 4] Mode Register Assignment in LPDDR2 SDRAM (SDRAM part) shows only LPDDR2 SDRAM mode registers and [Table 5] Mode Register Assignment in LPDDR2 SDRAM (NVM Part) shows only LPDDR2 NVM mode registers. Additionally [Table 6] Mode Register Assignment in LPDDR2 SDRAM (DQ Calibration and Reset Command) shows RFU mode registers and Reset Command.

Each register is denoted as “R” if it can be read but not written, “W” if it can be written but not read, and “R/W” if it can be read and written.

Mode Register Read command shall be used to read a register. Mode Register Write command shall be used to write a register.

[Table 3] Mode Register Assignment in LPDDR2 SDRAM (Common part)

MR#	MA <7:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
0	00 <sub>H</sub>	Device Info.	R	(RFU)			RZQI		(RFU)	DI	DAI
1	01 <sub>H</sub>	Device Feature 1	W	nWR (for AP)			WC	BT	BL		
2	02 <sub>H</sub>	Device Feature 2	W	(RFU)				RL & WL			
3	03 <sub>H</sub>	I/O Config-1	W	(RFU)				DS			
4	04 <sub>H</sub>	Refresh Rate	R	TUF	(RFU)				Refresh Rate		
5	05 <sub>H</sub>	Basic Config-1	R	LPDDR2 Manufacturer ID							
6	06 <sub>H</sub>	Basic Config-2	R	Revision ID1							
7	07 <sub>H</sub>	Basic Config-3	R	Revision ID2							
8	08 <sub>H</sub>	Basic Config-4	R	I/O width		Density				Type	
9	09 <sub>H</sub>	Test Mode	W	Vendor-Specific Test Mode							
10	0A <sub>H</sub>	IO Calibration	W	Calibration Code							
11:15	0B <sub>H</sub> ~0F <sub>H</sub>	(reserved)		(RFU)							

[Table 4] Mode Register Assignment in LPDDR2 SDRAM (SDRAM part)

MR#	MA <7:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
16	10 <sub>H</sub>	PASR_Bank	W	Bank Mask							
17	11 <sub>H</sub>	PASR_Seg	W	Segment Mask (SDRAM only)							
18-19	12 <sub>H</sub> ~13 <sub>H</sub>	(Reserved)		(RFU)							

[Table 5] Mode Register Assignment in LPDDR2 SDRAM (NVM Part)

MR#	MA <7:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
20:31	14 <sub>H</sub> ~1F <sub>H</sub>	(Do Not Use)									

[Table 6] Mode Register Assignment in LPDDR2 SDRAM (DQ Calibration and Reset Command)

MR#	MA <7:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
32	20 <sub>H</sub>	DQ Calibration Pattern A	R	See "DQ Calibration" on Operations & Timing Diagram.							
33:39	21 <sub>H</sub> ~27 <sub>H</sub>	(Do Not Use)									
40	28 <sub>H</sub>	DQ Calibration Pattern B	R	See "DQ Calibration" on Operations & Timing Diagram.							
41:47	29 <sub>H</sub> ~2F <sub>H</sub>	(Do Not Use)									
48:62	30 <sub>H</sub> ~3E <sub>H</sub>	(Reserved)									
63	3F <sub>H</sub>	Reset	W								
64:126	40 <sub>H</sub> ~7E <sub>H</sub>	(Reserved)									
127	7F <sub>H</sub>	(Do Not Use)									
128:190	80 <sub>H</sub> ~BE <sub>H</sub>	(Reserved for Vendor Use)									
191	BF <sub>H</sub>	(Do Not Use)									
192:254	C0 <sub>H</sub> ~FE <sub>H</sub>	(Reserved for Vendor Use)									
255	FF <sub>H</sub>	(Do Not Use)									

The following notes apply to Table 3 Mode Register Assignment in LPDDR2 SDRAM (Common part), Table 4 Mode Register Assignment in LPDDR2 SDRAM (SDRAM part), Table 5 Mode Register Assignment in LPDDR2 SDRAM (NVM Part), and Table 6 Mode Register Assignment in LPDDR2 SDRAM (DQ Calibration and Reset Command):

**NOTE :**

- 1) RFU bits shall be set to '0' during Mode Register writes.
- 2) RFU bits shall be read as '0' during Mode Register reads.
- 3) All Mode Registers that are specified as RFU or write-only shall return undefined data when read and DQS,  $\overline{\text{DQS}}$  shall be toggled.
- 4) All Mode Registers that are specified as RFU shall not be written.
- 5) Writes to read-only registers shall have no impact on the functionality of the device.

MR0\_Device Information (MA<7:0> = 00<sub>H</sub>) :

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
(RFU)			RZQI		(RFU)	DI	DAI

DAI (Device Auto-Initialization Status)	Read-only	OP0	<b>0<sub>B</sub></b> : DAI complete <b>1<sub>B</sub></b> : DAI still in progress
DI (Device Information)	Read-only	OP1	<b>0<sub>B</sub></b> : SDRAM <b>1<sub>B</sub></b> : Do Not Use
RZQI (Built in Self Test for RZQ Information) <sup>1)</sup>	Read-only	OP4:OP3	<b>00<sub>B</sub></b> : RZQ self test not supported <b>01<sub>B</sub></b> : ZQ-pin may connect to VDDCA or float <b>10<sub>B</sub></b> : ZQ-pin may short to GND <b>11<sub>B</sub></b> : ZQ-pin self test completed, no error condition detected (ZQ-pin may not connect to VDDCA or float nor short to GND)

## NOTE :

1) RZQI, if supported, will be set upon completion of the MRW ZQ Initialization Calibration command.

2) If ZQ is connected to VDDCA to set default calibration, OP[4:3] shall be set to 01. If ZQ is not connected to VDDCA, either OP[4:3] = 01 or OP[4:3] = 10 might indicate a ZQ-pin assembly error. It is recommended that the assembly error is corrected.

3) In the case of possible assembly error (either OP[4:3]=01 or OP[4:3]=10 per Note 2), the LPDDR2 device will default to factory trim settings for RON, and will ignore ZQ calibration commands. In either case, the system may not function as intended.

4) In the case of the ZQ self-test returning a value of 11b, this result indicates that the device has detected a resistor connection to the ZQ pin. However, this result cannot be used to validate the ZQ resistor value or that the ZQ resistor tolerance meets the specified limits (i.e 240-ohm +/- 1%).

MR1\_Device Feature 1 (MA<7:0> = 01<sub>H</sub>) :

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
nWR (for AP)			WC	BT	BL		

BL	Write-only	OP<2:0>	<b>010<sub>B</sub></b> : BL4 (default) <b>011<sub>B</sub></b> : BL8 <b>100<sub>B</sub></b> : BL16 <b>All others</b> : Reserved
BT <sup>1)</sup>	Write-only	OP<3>	<b>0<sub>B</sub></b> : Sequential (default) <b>1<sub>B</sub></b> : Interleaved (allowed for SDRAM only)
WC	Write-only	OP<4>	<b>0<sub>B</sub></b> : Wrap (default) <b>1<sub>B</sub></b> : No wrap (allowed for SDRAM BL4 only)
nWR <sup>2)</sup>	Write-only	OP<7:5>	<b>001<sub>B</sub></b> : nWR=3 (default) <b>010<sub>B</sub></b> : nWR=4 <b>011<sub>B</sub></b> : nWR=5 <b>100<sub>B</sub></b> : nWR=6 <b>101<sub>B</sub></b> : nWR=7 <b>110<sub>B</sub></b> : nWR=8 <b>All others</b> : Reserved

## NOTE :

1) BL 16, interleaved is not an official combination to be supported.

2) Programmed value in nWR register is the number of clock cycles which determines when to start internal precharge operation for a write burst with AP enabled. It is determined by RU(tWR/tCK).

[Table 7] Burst Sequence by BL, BT, and WC

C3	C2	C1	C0	WC	BT	BL	Burst Cycle Number and Burst Address Sequence															
							1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
X	X	0 <sub>B</sub>	0 <sub>B</sub>	wrap	any	4	0	1	2	3												
X	X	1 <sub>B</sub>	0 <sub>B</sub>				2	3	0	1												
X	X	X	0 <sub>B</sub>	nw	any		y	y+1	y+2	y+3												
X	0 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>	wrap	seq	8	0	1	2	3	4	5	6	7								
X	0 <sub>B</sub>	1 <sub>B</sub>	0 <sub>B</sub>				2	3	4	5	6	7	0	1								
X	1 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>				4	5	6	7	0	1	2	3								
X	1 <sub>B</sub>	1 <sub>B</sub>	0 <sub>B</sub>				6	7	0	1	2	3	4	5								
X	0 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>				0	1	2	3	4	5	6	7								
X	0 <sub>B</sub>	1 <sub>B</sub>	0 <sub>B</sub>		int		2	3	0	1	6	7	4	5								
X	1 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>				4	5	6	7	0	1	2	3								
X	1 <sub>B</sub>	1 <sub>B</sub>	0 <sub>B</sub>				6	7	4	5	2	3	0	1								
X	X	X	0 <sub>B</sub>				nw	any		illegal (not allowed)												
0 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>	wrap	seq	16	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0 <sub>B</sub>	0 <sub>B</sub>	1 <sub>B</sub>	0 <sub>B</sub>				2	3	4	5	6	7	8	9	A	B	C	D	E	F	0	1
0 <sub>B</sub>	1 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>				4	5	6	7	8	9	A	B	C	D	E	F	0	1	2	3
0 <sub>B</sub>	1 <sub>B</sub>	1 <sub>B</sub>	0 <sub>B</sub>				6	7	8	9	A	B	C	D	E	F	0	1	2	3	4	5
1 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>				8	9	A	B	C	D	E	F	0	1	2	3	4	5	6	7
1 <sub>B</sub>	0 <sub>B</sub>	1 <sub>B</sub>	0 <sub>B</sub>				A	B	C	D	E	F	0	1	2	3	4	5	6	7	8	9
1 <sub>B</sub>	1 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>				C	D	E	F	0	1	2	3	4	5	6	7	8	9	A	B
1 <sub>B</sub>	1 <sub>B</sub>	1 <sub>B</sub>	0 <sub>B</sub>				E	F	0	1	2	3	4	5	6	7	8	9	A	B	C	D
X	X	X	0 <sub>B</sub>		int		illegal (not allowed)															
X	X	X	0 <sub>B</sub>	nw			any	illegal (not allowed)														

## NOTE :

1) C0 input is not present on CA bus. It is implied zero.

2) For BL=4, the burst address represents C1 - C0.

3) For BL=8, the burst address represents C2 - C0.

4) For BL=16, the burst address represents C3 - C0.

5) For no-wrap (nw), BL4, the burst shall not cross the page boundary and shall not cross sub-page boundary. The variable y may start at any address with C0 equal to 0 and may not start at any address in Table 8 below for the respective density and bus width combinations.

[Table 8] LPDDR2 Non Wrap Restrictions

4Gb	
Not across full page boundary	
x16	7FE, 7FF, 000, 001
x32	3FE, 3FF, 000, 001
Not across sub page boundary	
x16	3FE, 3FF, 400, 401
x32	None

## NOTE :

1) Non-wrap BL=4 data-orders shown above are prohibited.

MR2\_Device Feature 2 (MA<7:0> = 02<sub>H</sub>):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
(RFU)				RL & WL			

RL & WL	Write-only	OP<3:0>	<b>0001<sub>B</sub></b> : RL3 / WL1(default) <b>0010<sub>B</sub></b> : RL4 / WL2 <b>0011<sub>B</sub></b> : RL5 / WL2 <b>0100<sub>B</sub></b> : RL6 / WL3 <b>0101<sub>B</sub></b> : RL7 / WL4 <b>0110<sub>B</sub></b> : RL8 / WL4 <b>All others</b> : Reserved
---------	------------	---------	---

MR3\_I/O Configuration 1 (MA<7:0> = 03<sub>H</sub>):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
(RFU)				DS			

DS	Write-only	OP<3:0>	<b>0000<sub>B</sub></b> : Reserved <b>0001<sub>B</sub></b> : 34.3-ohm typical <b>0010<sub>B</sub></b> : 40-ohm typical (default) <b>0011<sub>B</sub></b> : 48-ohm typical <b>0100<sub>B</sub></b> : 60-ohm typical <b>0101<sub>B</sub></b> : Reserved for 68.6-ohm typical <b>0110<sub>B</sub></b> : 80-ohm typical <b>0111<sub>B</sub></b> : 120-ohm typical <b>All others</b> : Reserved
----	------------	---------	--

MR4\_Device Temperature (MA<7:0> = 04<sub>H</sub>)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
TUF	(RFU)				SDRAM Refresh Rate		

SDRAM Refresh Rate	Read-only	OP<2:0>	<b>000<sub>B</sub></b> : SDRAM Low temperature operating limit exceeded <b>001<sub>B</sub></b> : 4x t <sub>REFI</sub> , 4x t <sub>REFIpb</sub> , 4x t <sub>REFW</sub> <b>010<sub>B</sub></b> : 2x t <sub>REFI</sub> , 2x t <sub>REFIpb</sub> , 2x t <sub>REFW</sub> <b>011<sub>B</sub></b> : 1x t <sub>REFI</sub> , 1x t <sub>REFIpb</sub> , 1x t <sub>REFW</sub> (<=85°C) <b>100<sub>B</sub></b> : Reserved <b>101<sub>B</sub></b> : 0.25x t <sub>REFI</sub> , 0.25x t <sub>REFIpb</sub> , 0.25x t <sub>REFW</sub> , do not de-rate SDRAM AC timing <b>110<sub>B</sub></b> : 0.25x t <sub>REFI</sub> , 0.25x t <sub>REFIpb</sub> , 0.25x t <sub>REFW</sub> , de-rate SDRAM AC timing <b>111<sub>B</sub></b> : SDRAM High temperature operating limit exceeded
Temperature Update Flag (TUF)	Read-only	OP<7>	<b>0<sub>B</sub></b> : OP<2:0> value has not changed since last read of MR4. <b>1<sub>B</sub></b> : OP<2:0> value has changed since last read of MR4.

## NOTE :

- 1) A Mode Register Read from MR4 will reset OP7 to '0'.
- 2) OP7 is reset to '0' at power-up. OP[2:0] bits are undefined after power-up.
- 3) If OP2 equals '1', the device temperature is greater than 85°C.
- 4) OP7 is set to '1' if OP2:OP0 has changed at any time since the last read of MR4.
- 5) LPDDR2 might not operate properly when OP[2:0] = 000<sub>B</sub> or 111<sub>B</sub>.
- 6) For specified operating temperature range and maximum operating temperature refer to Input Leakage Current Table.
- 7) LPDDR2 devices shall be de-rated by adding 1.875 ns to the following core timing parameters: tRCD, tRC, tRAS, tRP, and tRRD. tDQSCK shall be de-rated according to the tDQSCK de-rating in Table 47 LPDDR2 AC Timing Table. Prevailing clock frequency spec and related setup and hold timings shall remain unchanged.
- 8) See "Temperature Sensor" on [Command Definition & Timing Diagram] for information on the recommended frequency of reading MR4.

MR5\_Basic Configuration 1 (MA<7:0> = 05<sub>H</sub>):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
LPDDR2 Manufacturer ID							

LPDDR2 Manufacturer ID	Read-only	OP<7:0>	<b>0000 0000<sub>B</sub></b> : Reserved <b>0000 0001<sub>B</sub></b> : Samsung <b>0000 0010<sub>B</sub></b> : Do Not Use <b>0000 0011<sub>B</sub></b> : Do Not Use <b>0000 0100<sub>B</sub></b> : Do Not Use <b>0000 0101<sub>B</sub></b> : Do Not Use <b>0000 0110<sub>B</sub></b> : Do Not Use <b>0000 0111<sub>B</sub></b> : Do Not Use <b>0000 1000<sub>B</sub></b> : Do Not Use <b>0000 1001<sub>B</sub></b> : Do Not Use <b>0000 1010<sub>B</sub></b> : Reserved <b>0000 1011<sub>B</sub></b> : Do Not Use <b>0000 1100<sub>B</sub></b> : Do Not Use <b>0000 1101<sub>B</sub></b> : Do Not Use <b>0000 1110<sub>B</sub></b> : Do Not Use <b>1111 1110<sub>B</sub></b> : Do Not Use <b>1111 1111<sub>B</sub></b> : Do Not Use <b>All others</b> : Reserved
------------------------	-----------	---------	--

**MR6\_Basic Configuration 2 (MA<7:0> = 06<sub>H</sub>):**

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
Revision ID1							

Revision ID1	Read-only	OP<7:0>	00010001 <sub>B</sub> : Q-version
--------------	-----------	---------	-----------------------------------

**NOTE :**

1) MR6 is vendor specific.

**MR7\_Basic Configuration 3 (MA<7:0> = 07<sub>H</sub>):**

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
Revision ID2							

Revision ID2	Read-only	OP<7:0>	00000000 <sub>B</sub> : A-version
--------------	-----------	---------	-----------------------------------

**NOTE :**

1) MR7 is vendor specific.

**MR8\_Basic Configuration 4 (MA<7:0> = 08<sub>H</sub>) :**

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
I/O width		Density				Type	

Type	Read-only	OP<1:0>	00 <sub>B</sub> : SDRAM 01 <sub>B</sub> : Reserved 10 <sub>B</sub> : Do Not Use 11 <sub>B</sub> : Reserved
Density	Read-only	OP<5:2>	0000 <sub>B</sub> : 64Mb 0001 <sub>B</sub> : 128Mb 0010 <sub>B</sub> : 256Mb 0011 <sub>B</sub> : 512Mb 0100 <sub>B</sub> : 1Gb 0101 <sub>B</sub> : 2Gb 0110 <sub>B</sub> : 4Gb 0111 <sub>B</sub> : 8Gb 1000 <sub>B</sub> : 16Gb 1001 <sub>B</sub> : 32Gb all others: reserved
I/O width	Read-only	OP<7:6>	00 <sub>B</sub> : x32 01 <sub>B</sub> : x16 10 <sub>B</sub> : x8 11 <sub>B</sub> : Do Not Use

**MR9\_Test Mode (MA<7:0> = 09<sub>H</sub>):**

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
Vendor-specific Test Mode							



**MR10\_Calibration (MA<7:0> = 0A<sub>H</sub>):**

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
Calibration Code							

Calibration Code	Write-only	OP<7:0>	<b>0xFF</b> : Calibration command after initialization <b>0xAB</b> : Long calibration <b>0x56</b> : Short calibration <b>0xC3</b> : ZQ Reset <b>others</b> : Reserved
------------------	------------	---------	---

**NOTE :**

- 1) Host processor shall not write MR10 with "Reserved" values.
- 2) LPDDR2 devices shall ignore calibration command when a "Reserved" value is written into MR10.
- 3) See AC timing table for the calibration latency.
- 4) If ZQ is connected to V<sub>SSCA</sub> through R<sub>ZQ</sub>, either the ZQ calibration function (see "Mode Register Write ZQ Calibration Command" on [Command Definition & Timing Diagram]) or default calibration (through the ZQreset command) is supported. If ZQ is connected to V<sub>DDCA</sub>, the device operates with default calibration, and ZQ calibration commands are ignored. In both cases, the ZQ connection shall not change after power is applied to the device.
- 5) LPDDR2 devices that do not support calibration shall ignore the ZQ Calibration command.
- 6) Optionally, the MRW ZQ Initialization Calibration command will update MR0 to indicate RZQ pin connection.

**MR\_11:15\_(Reserved) (MA<7:0> = 0B<sub>H</sub>-0F<sub>H</sub>):****MR\_16\_PASR\_Bank Mask (MA<7:0> = 010<sub>H</sub>):**

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
Bank Mask (4-Bank or 8-Bank)							

**SDRAM:**

Bank <7:0> Mask <sup>1)</sup>	Write-only	OP<7:0>	<b>0<sub>B</sub></b> : refresh enable to the bank (=unmasked, default) <b>1<sub>B</sub></b> : refresh blocked (=masked)
-------------------------------	------------	---------	--

**NOTE :**

- 1) For 4 bank SDRAM, only OP<3:0> are used.

OP	Bank Mask	4 Bank	8 Bank
0	XXXXXXX1	Bank 0	Bank 0
1	XXXXXX1X	Bank 1	Bank 1
2	XXXXX1XX	Bank 2	Bank 2
3	XXXX1XXX	Bank 3	Bank 3
4	XXX1XXXX	-	Bank 4
5	XX1XXXXX	-	Bank 5
6	X1XXXXXX	-	Bank 6
7	1XXXXXXX	-	Bank 7

**MR17\_PASR\_Segment Mask (MA<7:0> = 011<sub>H</sub>): 1Gb ~ 8Gb S4 SDRAM only**

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
Segment Mask							

Segment <7:0> Mask	Write-only	OP<7:0>	0 <sub>B</sub> : refresh enable to the segment (=unmasked, default) 1 <sub>B</sub> : refresh blocked (=masked)
--------------------	------------	---------	---

			1Gb	2Gb/4Gb	8Gb
Segment	OP	Segment Mask	R12:10	R13:11	R14:12
0	0	XXXXXXXX1	000 <sub>B</sub>		
1	1	XXXXXX1X	001 <sub>B</sub>		
2	2	XXXXX1XX	010 <sub>B</sub>		
3	3	XXXX1XXX	011 <sub>B</sub>		
4	4	XXX1XXXX	100 <sub>B</sub>		
5	5	XX1XXXXX	101 <sub>B</sub>		
6	6	X1XXXXXX	110 <sub>B</sub>		
7	7	1XXXXXXX	111 <sub>B</sub>		

**NOTE :**

1) This table indicates the range of row addresses in each masked segment. X is do not care for a particular segment.

**MR18-19\_(Reserved) (MA<7:0> = 012<sub>H</sub> - 013<sub>H</sub>):****MR20-31\_(Do Not Use) (MA<7:0> = 14<sub>H</sub>-1F<sub>H</sub>):****MR32\_DQ Calibration Pattern A (MA<7:0>=20<sub>H</sub>):**

Reads to MR32 return DQ Calibration Pattern "A". See "DQ Calibration" on Operations & Timing Diagram.

**MR33:39\_(Do Not Use) (MA<7:0> = 21<sub>H</sub>-27<sub>H</sub>):****MR40\_DQ Calibration Pattern B (MA<7:0>=28<sub>H</sub>):**

Reads to MR40 return DQ Calibration Pattern "B". See "DQ Calibration" on Operations & Timing Diagram.

**MR41:47\_(Do Not Use) (MA<7:0> = 29<sub>H</sub>-2F<sub>H</sub>):****MR48:62\_(Reserved) (MA<7:0> = 30<sub>H</sub>-3E<sub>H</sub>):****MR63\_Reset (MA<7:0> = 3F<sub>H</sub>): MRW only**

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
X							

**NOTE :**

1) For additional information on MRW RESET see "Mode Register Write Command" on [Command Definition & Timing Diagram].

**MR64:126\_(Reserved) (MA<7:0> = 40<sub>H</sub>-7E<sub>H</sub>):****MR127\_(Do Not Use) (MA<7:0> = 7F<sub>H</sub>):****MR128:190\_(Reserved for Vendor Use) (MA<7:0> = 80<sub>H</sub>-BE<sub>H</sub>):****MR191\_(Do Not Use) (MA<7:0> = BF<sub>H</sub>):****MR192:254\_(Reserved for Vendor Use) (MA<7:0> = C0<sub>H</sub>-FE<sub>H</sub>):****MR255:(Do Not Use) (MA<7:0> = FF<sub>H</sub>):**

## 5.0 TRUTH TABLES

### 5.1 Truth Tables

Operation or timing that is not specified is illegal, and after such an event, in order to guarantee proper operation, the LPDDR2 device must be powered down and then restarted through the specified initialization sequence before normal operation can continue.

[Table 9] Command truth table

	SDR Command Pins			DDR CA pins (10)										
SDRAM Command	CKE		$\overline{\text{CS}}$	CA0	CA1	CA2	CA3	CA4	CA5	CA6	CA7	CA8	CA9	CK EDGE
	CK(n-1)	CK(n)												
MRW	H	H	L	L	L	L	L	MA0	MA1	MA2	MA3	MA4	MA5	
			X	MA6	MA7	OP0	OP1	OP2	OP3	OP4	OP5	OP6	OP7	
MRR	H	H	L	L	L	L	H	MA0	MA1	MA2	MA3	MA4	MA5	
			X	MA6	MA7	X								
Refresh (per bank) <sup>11)</sup>	H	H	L	L	L	H	L	X						
			X	X										
Refresh (all bank)	H	H	L	L	L	H	H	X						
			X	X										
Enter Self Refresh	H	L	L	L	L	H	X							
	X		X	X										
Activate (bank)	H	H	L	L	H	R8/a15	R9/a16	R10/a17	R11/a18	R12/a19	BA0	BA1	BA2	
			X	R0/a5	R1/a6	R2/a7	R3/a8	R4/a9	R5/a10	R6/a11	R7/a12	R13/a13	R14/a14	
Write (bank)	H	H	L	H	L	L	RFU	RFU	C1	C2	BA0	BA1	BA2	
			X	AP <sup>3),4)</sup>	C3	C4	C5	C6	C7	C8	C9	C10	C11	
Read (bank)	H	H	L	H	L	H	RFU	RFU	C1	C2	BA0	BA1	BA2	
			X	AP <sup>3),4)</sup>	C3	C4	C5	C6	C7	C8	C9	C10	C11	
Precharge (pre bank, all bank)	H	H	L	H	H	L	H	AB/a30	X/a31	/a32	BA0	BA1	BA2	
			X	X/a20	X/a21	X/a22	X/a23	X/a24	X/a25	X/a26	X/a27	X/a28	X/a29	
BST	H	H	L	H	H	L	L	X						
			X	X										
Enter Deep Power Down	H	L	L	H	H	L	X							
	X		X	X										
NOP	H	H	L	H	H	H	X							
			X	X										
Maintain PD, SREF, DPD (NOP)	L	L	L	H	H	H	X							
			X	X										
NOP	H	H	H	X										
			X	X										
Maintain PD, SREF, DPD (NOP)	L	L	H	X										
			X	X										
Enter Power Down	H	L	H	X										
	X		X	X										
Exit PD, SREF, DPD	L	H	H	X										
	X		X	X										

**NOTE:**

- 1) All LPDDR2 commands are defined by states of  $\overline{CS}$ , CA0, CA1, CA2, CA3, and CKE at the rising edge of the clock.
- 2) For LPDDR2 SDRAM, Bank addresses BA0, BA1, BA2 (BA) determine which bank is to be operated upon.
- 3) AP is significant only to SDRAM.
- 4) AP "high" during a READ or WRITE command indicates that an auto-precharge will occur to the bank associated with the READ or WRITE command.
- 5) "X" means "H or L (but a defined logic level)"
- 6) Self refresh exit and Deep Power Down exit are asynchronous.
- 7)  $V_{Ref}$  must be between 0 and VDDQ during Self Refresh and Deep Power Down operation.
- 8) CAxr refers to command/address bit "x" on the rising edge of clock.
- 9) CAxf refers to command/address bit "x" on the falling edge of clock.
- 10)  $\overline{CS}$  and CKE are sampled at the rising edge of clock.
- 11) Per Bank Refresh is only allowed in devices with 8 banks.
- 12) The least-significant column address C0 is not transmitted on the CA bus, and is implied to be zero.
- 13) AB "high" during Precharge command indicates that all bank Precharge will occur. In this case, Bank Address is do-not-care.

## 5.2 LPDDR2-SDRAM Truth Tables

The truth tables provide complementary information to the state diagram, they clarify the device behavior and the applied restrictions when considering the actual state of all the Banks.

[Table 10] LPDDR2 : CKE Table

Device Current State <sup>3)</sup>	CKE <sub>n-1</sub> <sup>1)</sup>	CKE <sub>n</sub> <sup>1)</sup>	$\overline{CS}$ <sup>2)</sup>	Command n <sup>4)</sup>	Operation n <sup>4)</sup>	Device Next State	Notes
Active Power Down	L	L	X	X	Maintain Active Power Down	Active Power Down	
	L	H	H	NOP	Exit Active Power Down	Active	6, 9
Idle Power Down	L	L	X	X	Maintain Idle Power Down	Idle Power Down	
	L	H	H	NOP	Exit Idle Power Down	Idle	6, 9
Resetting Power Down	L	L	X	X	Maintain Resetting Power Down	Resetting Power Down	
	L	H	H	NOP	Exit Resetting Power Down	Idle or Resetting	6, 9, 12
Deep Power Down	L	L	X	X	Maintain Deep Power Down	Deep Power Down	
	L	H	H	NOP	Exit Deep Power Down	Power On	8
Self Refresh	L	L	X	X	Maintain Self Refresh	Self Refresh	
	L	H	H	NOP	Exit Self Refresh	Idle	7, 10
Bank(s) Active	H	L	H	NOP	Enter Active Power Down	Active Power Down	
All Banks Idle	H	L	H	NOP	Enter Idle Power Down	Idle Power Down	
	H	L	L	Enter Self-Refresh	Enter Self Refresh	Self Refresh	
	H	L	L	Deep Power Down	Enter Deep Power Down	Deep Power Down	
Resetting	H	L	H	NOP	Enter Resetting Power Down	Resetting Power Down	
	H	H	Refer to the Command Truth Table				

### NOTE :

- 1) "CKE<sub>n</sub>" is the logic state of CKE at clock rising edge n; "CKE<sub>n-1</sub>" was the state of CKE at the previous clock edge.
- 2) " $\overline{CS}$ " is the logic state of  $\overline{CS}$  at the clock rising edge n;
- 3) "Current state" is the state of the LPDDR2 device immediately prior to clock edge n.
- 4) "Command n" is the command registered at clock edge N, and "Operation n" is a result of "Command n".
- 5) All states and sequences not shown are illegal or reserved unless explicitly described elsewhere in this document.
- 6) Power Down exit time (t<sub>XP</sub>) should elapse before a command other than NOP is issued.
- 7) Self-Refresh exit time (t<sub>XSR</sub>) should elapse before a command other than NOP is issued.
- 8) The Deep Power-Down exit procedure must be followed as discussed in the Deep Power-Down section of the Functional Description.
- 9) The clock must toggle at least twice during the t<sub>XP</sub> period.
- 10) The clock must toggle at least twice during the t<sub>XSR</sub> time.
- 11) 'X' means 'Don't care'.
- 12) Upon exiting Resetting Power Down, the device will return to the Idle state if tINIT5 has expired.

[Table 11] Current State Bank n - Command to Bank n

Current State	Command	Operation	Next State	NOTES
Any	NOP	Continue previous operation	Current State	
Idle	ACTIVATE	Select and activate row	Active	
	Refresh (Per Bank)	Begin to refresh	Refreshing (Per Bank)	6
	Refresh (All Bank)	Begin to refresh	Refreshing(All Bank)	7
	MRW	Load value to Mode Register	MR Writing	7
	MRR	Read value from Mode Register	Idle MR Reading	
	Reset	Begin Device Auto-Initialization	Resetting	7, 8
	Precharge	Deactivate row in bank or banks	Precharging	9, 15
Row Active	Read	Select column, and start read burst	Reading	
	Write	Select column, and start write burst	Writing	
	MRR	Read value from Mode Register	Active MR Reading	
	Precharge	Deactivate row in bank or banks	Precharging	9
Reading	Read	Select column, and start new read burst	Reading	10, 11
	Write	Select column, and start write burst	Writing	10, 11, 12
	BST	Read burst terminate	Active	13
Writing	Write	Select column, and start new write burst	Writing	10, 11
	Read	Select column, and start read burst	Reading	10, 11, 14
	BST	Write burst terminate	Active	13
Power On	Reset	Begin Device Auto-Initialization	Resetting	7, 9
Resetting	MRR	Read value from Mode Register	Resetting MR Reading	

**NOTE :**

- 1) The table applies when both CKEn-1 and CKEn are HIGH, and after  $t_{XSR}$  or  $t_{XP}$  has been met if the previous state was Power Down.
- 2) All states and sequences not shown are illegal or reserved.
- 3) Current State Definitions:
  - Idle: The bank or banks have been precharged, and  $t_{RP}$  has been met.
  - Active: A row in the bank has been activated, and  $t_{RCD}$  has been met. No data bursts / accesses and no register accesses are in progress.
  - Reading: A Read burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.
  - Writing: A Write burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.
- 4) The following states must not be interrupted by a command issued to the same bank. NOP commands or allowable commands to the other bank should be issued on any clock edge occurring during these states. Allowable commands to the other banks are determined by its current state and [Table 2] PinPad Definition and Description, and according to [Table 1] LPDDR2 SDRAM Addressing.
  - Precharging: starts with the registration of a Precharge command and ends when  $t_{RP}$  is met. Once  $t_{RP}$  is met, the bank will be in the idle state.
  - Row Activating: starts with registration of an Activate command and ends when  $t_{RCD}$  is met. Once  $t_{RCD}$  is met, the bank will be in the 'Active' state.
  - Read with AP Enabled: starts with the registration of the Read command with Auto Precharge enabled and ends when  $t_{RP}$  has been met. Once  $t_{RP}$  has been met, the bank will be in the idle state.
  - Write with AP Enabled: starts with registration of a Write command with Auto Precharge enabled and ends when  $t_{RP}$  has been met. Once  $t_{RP}$  is met, the bank will be in the idle state.
- 5) The following states must not be interrupted by any executable command; NOP commands must be applied to each positive clock edge during these states.
  - Refreshing (Per Bank): starts with registration of an Refresh (Per Bank) command and ends when  $t_{RFCpb}$  is met. Once  $t_{RFCpb}$  is met, the bank will be in an 'idle' state.
  - Refreshing (All Bank): starts with registration of an Refresh (All Bank) command and ends when  $t_{RFCab}$  is met. Once  $t_{RFCab}$  is met, the device will be in an 'all banks idle' state.
  - Idle MR Reading: starts with the registration of a MRR command and ends when  $t_{MRR}$  has been met. Once  $t_{MRR}$  has been met, the bank will be in the Idle state.
  - Resetting MR Reading: starts with the registration of a MRR command and ends when  $t_{MRR}$  has been met. Once  $t_{MRR}$  has been met, the bank will be in the Resetting state.
  - Active MR Reading: starts with the registration of a MRR command and ends when  $t_{MRR}$  has been met. Once  $t_{MRR}$  has been met, the bank will be in the Active state.
  - MR Writing: starts with the registration of a MRW command and ends when  $t_{MRW}$  has been met. Once  $t_{MRW}$  has been met, the bank will be in the Idle state.
  - Precharging All: starts with the registration of a Precharge-All command and ends when  $t_{RP}$  is met. Once  $t_{RP}$  is met, the bank will be in the idle state.
- 6) Bank-specific; requires that the bank is idle and no bursts are in progress.
- 7) Not bank-specific; requires that all banks are idle and no bursts are in progress.
- 8) Not bank-specific reset command is achieved through Mode Register Write command.
- 9) This command may or may not be bank specific. If all banks are being precharged, they must be in a valid state for precharging.
- 10) A command other than NOP should not be issued to the same bank while a Read or Write burst with Auto Precharge is enabled.
- 11) The new Read or Write command could be Auto Precharge enabled or Auto Precharge disabled.
- 12) A Write command may be applied after the completion of the Read burst; otherwise, a BST must be used to end the Read prior to asserting a Write command.
- 13) Not bank-specific. Burst Terminate (BST) command affects the most recent read/write burst started by the most recent Read/Write command, regardless of bank.
- 14) A Read command may be applied after the completion of the Write burst; otherwise, a BST must be used to end the Write prior to asserting a Read command.
- 15) If a Precharge command is issued to a bank in the Idle state,  $t_{RP}$  shall still apply.

[Table 12] Current State Bank n - Command to Bank m

Current State of Bank n	Command for Bank m	Operation	Next State for Bank m	NOTES
Any	NOP	Continue previous operation	Current State of Bank m	
Idle	Any	Any command allowed to Bank m	-	18
Row Activating, Active, or Precharging	Activate	Select and activate row in Bank m	Active	7
	Read	Select column, and start read burst from Bank m	Reading	8
	Write	Select column, and start write burst to Bank m	Writing	8
	Precharge	Deactivate row in bank or banks	Precharging	9
	MRR	Read value from Mode Register	Idle MR Reading or Active MR Reading	10, 11, 13
	BST	Read or Write burst terminate an ongoing Read/Write from/to Bank m	Active	18
Reading (Autoprecharge disabled)	Read	Select column, and start read burst from Bank m	Reading	8
	Write	Select column, and start write burst to Bank m	Writing	8, 14
	Activate	Select and activate row in Bank m	Active	
	Precharge	Deactivate row in bank or banks	Precharging	9
Writing (Autoprecharge disabled)	Read	Select column, and start read burst from Bank m	Reading	8, 16
	Write	Select column, and start write burst to Bank m	Writing	8
	Activate	Select and activate row in Bank m	Active	
	Precharge	Deactivate row in bank or banks	Precharging	9
Reading with Autoprecharge	Read	Select column, and start read burst from Bank m	Reading	8, 15
	Write	Select column, and start write burst to Bank m	Writing	8, 14, 15
	Activate	Select and activate row in Bank m	Active	
	Precharge	Deactivate row in bank or banks	Precharging	9
Writing with Autoprecharge	Read	Select column, and start read burst from Bank m	Reading	8, 15, 16
	Write	Select column, and start write burst to Bank m	Writing	8, 15
	Activate	Select and activate row in Bank m	Active	
	Precharge	Deactivate row in bank or banks	Precharging	9
Power On	Reset	Begin Device Auto-Initialization	Resetting	12, 17
Resetting	MRR	Read value from Mode Register	Resetting MR Reading	

**NOTE :**

- The table applies when both CKEn-1 and CKEn are HIGH, and after  $t_{XSR}$  or  $t_{XP}$  has been met if the previous state was Self Refresh or Power Down.
- All states and sequences not shown are illegal or reserved.
- Current State Definitions:
  - Idle: the bank has been precharged, and  $t_{RP}$  has been met.
  - Active: a row in the bank has been activated, and  $t_{RCD}$  has been met. No data bursts/accesses and no register accesses are in progress.
  - Reading: a Read burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.
  - Writing: a Write burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.
- Refresh, Self-Refresh, and Mode Register Write commands may only be issued when all bank are idle.
- A Burst Terminate (BST) command cannot be issued to another bank; it applies to the bank represented by the current state only.
- The following states must not be interrupted by any executable command; NOP commands must be applied during each clock cycle while in these states:
  - Idle MR Reading: starts with the registration of a MRR command and ends when  $t_{MRR}$  has been met. Once  $t_{MRR}$  has been met, the bank will be in the Idle state.
  - Resetting MR Reading: starts with the registration of a MRR command and ends when  $t_{MRR}$  has been met. Once  $t_{MRR}$  has been met, the bank will be in the Resetting state.
  - Active MR Reading: starts with the registration of a MRR command and ends when  $t_{MRR}$  has been met. Once  $t_{MRR}$  has been met, the bank will be in the Active state.
  - MR Writing: starts with the registration of a MRW command and ends when  $t_{MRW}$  has been met. Once  $t_{MRW}$  has been met, the bank will be in the Idle state.
- $t_{RRD}$  must be met between Activate command to Bank n and a subsequent Activate command to Bank m.
- Reads or Writes listed in the Command column include Reads and Writes with Auto Precharge enabled and Reads and Writes with Auto Precharge disabled.
- This command may or may not be bank specific. If all banks are being precharged, they must be in a valid state for precharging.
- MRR is allowed during the Row Activating state (Row Activating starts with registration of an Activate command and ends when  $t_{RCD}$  is met.)
- MRR is allowed during the Precharging state. (Precharging starts with registration of a Precharge command and ends when  $t_{RP}$  is met.
- Not bank-specific; requires that all banks are idle and no bursts are in progress.
- The next state for Bank m depends on the current state of Bank m (Idle, Row Activating, Precharging, or Active). The reader shall note that the state may be in transition when a MRR is issued. Therefore, if Bank m is in the Row Activating state and Precharging, the next state may be Active and Precharge dependent upon  $t_{RCD}$  and  $t_{RP}$  respectively.
- A Write command may be applied after the completion of the Read burst, otherwise a BST must be issued to end the Read prior to asserting a Write command.
- Read with Auto Precharge enabled or a Write with Auto Precharge enabled may be followed by any valid command to other banks provided that the timing restrictions in Precharge & Auto Precharge clarification on Timing spec are followed.
- A Read command may be applied after the completion of the Write burst; otherwise, a BST must be issued to end the Write prior to asserting a Read command.
- Reset command is achieved through Mode Register Write command.
- BST is allowed only if a Read or Write burst is ongoing.

## 5.3 Data mask truth table

Table 13 DM truth table provides the data mask truth table.

[Table 13] DM truth table

Name (Functional)	DM	DQs	Note
Write enable	L	Valid	1
Write inhibit	H	X	1

**NOTE :**

1) Used to mask write data, provided coincident with the corresponding data.



## 6.0 ABSOLUTE MAXIMUM DC RATINGS

Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

[Table 14] Absolute Maximum DC Ratings

Parameter	Symbol	Min	Max	Units	Notes
VDD1 supply voltage relative to VSS	VDD1	-0.4	2.3	V	2
VDD2 supply voltage relative to VSS	VDD2	-0.4	1.6	V	2
VDDCA supply voltage relative to VSSCA	VDDCA	-0.4	1.6	V	2,4
VDDQ supply voltage relative to VSSQ	VDDQ	-0.4	1.6	V	2,3
Voltage on any ball relative to VSS	VIN, VOUT	-0.4	1.6	V	
Storage Temperature	T <sub>STG</sub>	-55	125	°C	5

**NOTE :**

- 1) Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2) See "Power-Ramp" section in "Power-up, Initialization, and Power-Off" on [Command Definition & Timing Diagram] for relationships between power supplies.
- 3)  $V_{\text{RefDQ}} \leq 0.6 \times V_{\text{DDQ}}$ ; however,  $V_{\text{RefDQ}}$  may be  $\geq V_{\text{DDQ}}$  provided that  $V_{\text{RefDQ}} \leq 300\text{mV}$ .
- 4)  $V_{\text{RefCA}} \leq 0.6 \times V_{\text{DDCA}}$ ; however,  $V_{\text{RefCA}}$  may be  $\geq V_{\text{DDCA}}$  provided that  $V_{\text{RefCA}} \leq 300\text{mV}$ .
- 5) Storage Temperature is the case surface temperature on the center/top side of the LPDDR2 device. For the measurement conditions, please refer to JEDEC51-2 standard.

## 7.0 AC & DC OPERATING CONDITIONS

Operation or timing that is not specified is illegal, and after such an event, in order to guarantee proper operation, the LPDDR2 Device must be powered down and then restarted through the specialized initialization sequence before normal operation can continue.

### 7.1 Recommended DC Operating Conditions

[Table 15] Recommended LPDDR2 DC Operating Conditions

Symbol	LPDDR2			DRAM	Unit
	Min	Typ	Max		
VDD1	1.70	1.80	1.95	Core Power1	V
VDD2	1.14	1.20	1.3	Core Power2	V
VDDCA	1.14	1.20	1.3	Input Buffer Power	V
VDDQ	1.14	1.20	1.3	I/O Buffer Power	V

**NOTE :**

1) VDD1 uses significantly less power than VDD2.

### 7.2 Input Leakage Current

[Table 16] Input Leakage Current

Parameter/Condition	Symbol	Min	Max	Unit	Notes
Input Leakage current For CA, CKE, CS, CK, CK Any input $0V \leq V_{IN} \leq V_{DDCA}$ (All other pins not under test = 0V)	$I_L$	-4	4	uA	2
$V_{Ref}$ supply leakage current $V_{RefDQ} = V_{DDQ}/2$ or $V_{RefCA} = V_{DDCA}/2$ (All other pins not under test = 0V)	$I_{VREF}$	-2	2	uA	1

**NOTE :**

1) The minimum limit requirement is for testing purposes. The leakage current on  $V_{RefCA}$  and  $V_{RefDQ}$  pins should be minimal.

2) Although DM is for input only, the DM leakage shall match the DQ and DQS/DQS output leakage specification.

### 7.3 Operating Temperature Range

[Table 17] Operating Temperature Range

Parameter/Condition	Symbol	Min	Max	Unit
Standard	$T_{OPER}$	-25	85	°C

**NOTE :**

1) Operating Temperature is the case surface temperature on the center/top side of the LPDDR2 device. For the measurement conditions, please refer to JESD51-2 standard.

2) Either the device case temperature rating or the temperature sensor (See "Temperature Sensor" on [Command Definition & Timing Diagram]) may be used to set an appropriate refresh rate(SDRAM), determine the need for AC timing de-rating(SDRAM) and/or monitor the operating temperature. When using the temperature sensor, the actual device case temperature may be higher than the  $T_{OPER}$  rating that applies for the Standard or Extended Temperature Ranges. For example, TCASE may be above 85°C when the temperature sensor indicates a temperature of less than 85°C.

## 8.0 AC AND DC INPUT MEASUREMENT LEVELS

### 8.1 AC and DC Logic Input Levels for Single-Ended Signals

#### 8.1.1 AC and DC Input Levels for Single-Ended CA and $\overline{\text{CS}}$ Signals

[Table 18] Single-Ended AC and DC Input Levels for CA and  $\overline{\text{CS}}$  inputs

Symbol	Parameter	LPDDR2-1066		Unit	Notes
		Min	Max		
$V_{\text{IHCA}}(\text{AC})$	AC input logic high	$V_{\text{ref}} + 0.220$	Note 2	V	1, 2
$V_{\text{ILCA}}(\text{AC})$	AC input logic low	Note 2	$V_{\text{ref}} - 0.220$	V	1, 2
$V_{\text{IHCA}}(\text{DC})$	DC input logic high	$V_{\text{ref}} + 0.130$	VDDCA	V	1
$V_{\text{ILCA}}(\text{DC})$	DC input logic low	VSSCA	$V_{\text{ref}} - 0.130$	V	1
$V_{\text{RefCA}}(\text{DC})$	Reference Voltage for CA and $\overline{\text{CS}}$ inputs	$0.49 * \text{VDDCA}$	$0.51 * \text{VDDCA}$	V	3, 4

**NOTE :**

- 1) For CA and  $\overline{\text{CS}}$  input only pins.  $V_{\text{Ref}} = V_{\text{RefCA}}(\text{DC})$ .
- 2) See Overshoot and Undershoot Specifications on page 118.
- 3) The ac peak noise on  $V_{\text{RefCA}}$  may not allow  $V_{\text{RefCA}}$  to deviate from  $V_{\text{RefCA}}(\text{DC})$  by more than  $\pm 1\%$  VDDCA (for reference: approx.  $\pm 12$  mV).
- 4) For reference: approx.  $\text{VDDCA}/2 \pm 12$  mV.

### 8.2 AC and DC Input Levels for CKE

[Table 19] Single-Ended AC and DC Input Levels for CKE

Symbol	Parameter	Min	Max	Unit	Notes
$V_{\text{IHCKE}}$	CKE Input High Level	$0.8 * \text{VDDCA}$	Note 1	V	1
$V_{\text{ILCKE}}$	CKE Input Low Level	Note 1	$0.2 * \text{VDDCA}$	V	1

**NOTE :**

- 1) See Overshoot and Undershoot Specifications on page 118.

#### 8.2.1 AC and DC Input Levels for Single-Ended Data Signals

[Table 20] Single-Ended AC and DC Input Levels for DQ and DM

Symbol	Parameter	LPDDR2-1066		Unit	Notes
		Min	Max		
$V_{\text{IHDQ}}(\text{AC})$	AC input logic high	$V_{\text{ref}} + 0.220$	Note 2	V	1, 2
$V_{\text{ILDQ}}(\text{AC})$	AC input logic low	Note 2	$V_{\text{ref}} - 0.220$	V	1, 2
$V_{\text{IHDQ}}(\text{DC})$	DC input logic high	$V_{\text{ref}} + 0.130$	VDDQ	V	1
$V_{\text{ILDQ}}(\text{DC})$	DC input logic low	VSSQ	$V_{\text{ref}} - 0.130$	V	1
$V_{\text{RefDQ}}(\text{DC})$	Reference Voltage for DQ, DM inputs	$0.49 * \text{VDDQ}$	$0.51 * \text{VDDQ}$	V	3, 4

**NOTE :**

- 1) For DQ input only pins.  $V_{\text{ref}} = V_{\text{RefDQ}}(\text{DC})$ .
- 2) See Overshoot and Undershoot Specifications on page 118.
- 3) The ac peak noise on  $V_{\text{RefDQ}}$  may not allow  $V_{\text{RefDQ}}$  to deviate from  $V_{\text{RefDQ}}(\text{DC})$  by more than  $\pm 1\%$  VDDQ (for reference: approx.  $\pm 12$  mV).
- 4) For reference: approx.  $\text{VDDQ}/2 \pm 12$  mV.

## 8.3 Vref Tolerances

The dc-tolerance limits and ac-noise limits for the reference voltages  $V_{\text{RefCA}}$  and  $V_{\text{RefDQ}}$  are illustrated in Figure 2 Illustration of VRef(DC) tolerance and VRef ac-noise limits. It shows a valid reference voltage  $V_{\text{Ref}}(t)$  as a function of time. ( $V_{\text{Ref}}$  stands for  $V_{\text{RefCA}}$  and  $V_{\text{RefDQ}}$  likewise). VDD stands for VDDCA for  $V_{\text{RefCA}}$  and VDDQ for  $V_{\text{RefDQ}}$ .  $V_{\text{Ref}}(\text{DC})$  is the linear average of  $V_{\text{Ref}}(t)$  over a very long period of time (e.g. 1 sec) and is specified as a fraction of the linear average of VDDQ or VDDCA also over a very long period of time (e.g. 1 sec). This average has to meet the min/max requirements in Table 18, Single-Ended AC and DC Input Levels for CA and CS inputs. Furthermore  $V_{\text{Ref}}(t)$  may temporarily deviate from  $V_{\text{Ref}}(\text{DC})$  by no more than  $\pm 1\%$  VDD.  $V_{\text{Ref}}(t)$  cannot track noise on VDDQ or VDDCA if this would send Vref outside these specifications.




Figure 2. Illustration of  $V_{\text{Ref}}(\text{DC})$  tolerance and  $V_{\text{Ref}}$  ac-noise limits

The voltage levels for setup and hold time measurements  $V_{\text{IH}}(\text{AC})$ ,  $V_{\text{IH}}(\text{DC})$ ,  $V_{\text{IL}}(\text{AC})$  and  $V_{\text{IL}}(\text{DC})$  are dependent on  $V_{\text{Ref}}$ .

" $V_{\text{Ref}}$ " shall be understood as  $V_{\text{Ref}}(\text{DC})$ , as defined in Figure 2 Illustration of VRef(DC) tolerance and VRef ac-noise limits.

This clarifies that dc-variations of  $V_{\text{Ref}}$  affect the absolute voltage a signal has to reach to achieve a valid high or low level and therefore the time to which setup and hold is measured. Devices will function correctly with appropriate timing deratings with  $V_{\text{Ref}}$  outside these specified levels so long as  $V_{\text{Ref}}$  is maintained between  $0.44 \times V_{\text{DDQ}}$  (or  $V_{\text{DDCA}}$ ) and  $0.56 \times V_{\text{DDQ}}$  (or  $V_{\text{DDCA}}$ ) and so long as the controller achieves the required single-ended AC and DC input levels from instantaneous  $V_{\text{Ref}}$  (see Table 18, Single-Ended AC and DC Input Levels for CA and CS inputs Table 20, Single-Ended AC and DC Input Levels for DQ and DM) Therefore, System timing and voltage budgets need to account for  $V_{\text{Ref}}$  deviations outside if this range.

This also clarifies that the LPDDR2 setup/hold specification and derating values need to include time and voltage associated with  $V_{\text{Ref}}$  ac-noise. Timing and voltage effects due to ac-noise on  $V_{\text{Ref}}$  up to the specified limit ( $\pm 1\%$  of VDD) are included in LPDDR2 timings and their associated deratings.

## 8.4 Input Signal




Figure 3. LPDDR2-1066 Input Signal

**NOTE :**

- 1) Numbers reflect nominal values
- 2) For CA0-9,  $\overline{CK}$ ,  $\overline{CS}$ , and  $\overline{DQS}$ , VDD stands for VDDCA. For DQ, DM, DQS, and  $\overline{DQS}$ , VDD stands for VDDQ.
- 3) For CA0-9,  $\overline{CK}$ ,  $\overline{CS}$ , and  $\overline{DQS}$ , VSS stands for VSSCA. For DQ, DM, DQS, and  $\overline{DQS}$ , VSS stands for VSSQ.

## 8.5 AC and DC Logic Input Levels for Differential Signals

### 8.5.1 Differential signal definition




Figure 4. Definition of differential ac-swing and "time above ac-level"  $t_{DVAC}$

### 8.5.2 Differential swing requirements for clock ( $CK - \overline{CK}$ ) and strobe ( $DQS - \overline{DQS}$ )

[Table 21] Differential AC and DC Input Levels

Symbol	Parameter	LPDDR2-1066		Unit	Notes
		Min	Max		
$V_{IHdiff}(DC)$	Differential input high	$2 \times (V_{IH}(dc) - V_{ref})$	Note 3	V	1
$V_{ILdiff}(DC)$	Differential input low	Note 3	$2 \times (V_{IL}(dc) - V_{ref})$	V	1
$V_{IHdiff}(AC)$	Differential input high ac	$2 \times (V_{IH}(ac) - V_{ref})$	Note 3	V	2
$V_{ILdiff}(AC)$	Differential input low ac	Note 3	$2 \times (V_{IL}(ac) - V_{ref})$	V	2

**NOTE :**

1) Used to define a differential signal slew-rate. For  $CK - \overline{CK}$  use  $V_{IH}/V_{IL}(DC)$  of CA and  $V_{RefCA}$ ; for  $DQS - \overline{DQS}$ , use  $V_{IH}/V_{IL}(DC)$  of DQs and  $V_{RefDQ}$ ; if a reduced dc-high or dc-low level is used for a signal group, then the reduced level applies also here.

2) For  $CK - \overline{CK}$  use  $V_{IH}/V_{IL}(AC)$  of CA and  $V_{RefCA}$ ; for  $DQS - \overline{DQS}$ , use  $V_{IH}/V_{IL}(AC)$  of DQs and  $V_{RefDQ}$ ; if a reduced ac-high or ac-low level is used for a signal group, then the reduced level applies also here.

3) These values are not defined, however the single-ended signals  $CK$ ,  $\overline{CK}$ ,  $DQS$ , and  $\overline{DQS}$  need to be within the respective limits ( $V_{IH}(DC)$  max,  $V_{IL}(DC)$  min) for single-ended signals as well as the limitations for overshoot and undershoot. Refer to Figure 10. Overshoot and Undershoot Definition.

4) For  $CK$  and  $\overline{CK}$ ,  $V_{ref} = V_{RefCA}(DC)$ . For  $DQS$  and  $\overline{DQS}$ ,  $V_{ref} = V_{RefDQ}(DC)$ .

[Table 22] Allowed time before ringback (tDVAC) for CK -  $\overline{\text{CK}}$  and DQS -  $\overline{\text{DQS}}$ 

Slew Rate [V/ns]	tDVAC [ps] @ $ V_{IH}/L_{diff}(AC)  = 440\text{mV}$	tDVAC [ps] @ $ V_{IH}/L_{diff}(AC)  = 600\text{mV}$
	min	min
> 4.0	175	75
4.0	170	57
3.0	167	50
2.0	163	38
1.8	162	34
1.6	161	29
1.4	159	22
1.2	155	13
1.0	150	0
< 1.0	150	0


### 8.5.3 Single-ended requirements for differential signals

Each individual component of a differential signal (CK, DQS,  $\overline{\text{CK}}$ , or  $\overline{\text{DQS}}$ ) has also to comply with certain requirements for single-ended signals.

CK and  $\overline{\text{CK}}$  shall meet  $V_{\text{SEH}}(\text{AC})_{\text{min}} / V_{\text{SEL}}(\text{AC})_{\text{max}}$  in every half-cycle.

DQS,  $\overline{\text{DQS}}$  shall meet  $V_{\text{SEH}}(\text{AC})_{\text{min}} / V_{\text{SEL}}(\text{AC})_{\text{max}}$  in every half-cycle preceeding and following a valid transition.

Note that the applicable ac-levels for CA and DQ's are different per speed-bin.



**Figure 5. Single-ended requirement for differential signals.**

Note that while CA and DQ signal requirements are with respect to Vref, the single-ended components of differential signals have a requirement with respect to VDDQ/2 for DQS,  $\overline{\text{DQS}}$  and VDDCA/2 for CK,  $\overline{\text{CK}}$ ; this is nominally the same. The transition of single-ended signals through the ac-levels is used to measure setup time. For single-ended components of differential signals the requirement to reach  $V_{\text{SEL}}(\text{AC})_{\text{max}}$ ,  $V_{\text{SEH}}(\text{AC})_{\text{min}}$  has no bearing on timing, but adds a restriction on the common mode characteristics of these signals.

The single ended requirements for CK,  $\overline{\text{CK}}$ , DQS and  $\overline{\text{DQS}}$  are found in Table 18, Single-Ended AC and DC Input Levels for CA and CS inputs and Table 20, Single-Ended AC and DC Input Levels for DQ and DM, respectively.

**[Table 23] Single-ended levels for CK, DQS,  $\overline{\text{CK}}$ ,  $\overline{\text{DQS}}$**

Symbol	Parameter	LPDDR2-1066		Unit	Notes
		Min	Max		
$V_{\text{SEH}}(\text{AC})$	Single-ended high-level for strobes	(VDDQ/2)+0.220	Note 3	V	1, 2
	Single-ended high-level for CK, $\overline{\text{CK}}$	(VDDCA/2)+0.220	Note 3	V	1, 2
$V_{\text{SEL}}(\text{AC})$	Single-ended low-level for strobes	Note 3	(VDDQ/2)-0.220	V	1, 2
	Single-ended low-level for CK, $\overline{\text{CK}}$	Note 3	(VDDCA/2)-0.220	V	1, 2

**NOTE :**

1) For CK,  $\overline{\text{CK}}$  use  $V_{\text{SEH}}/V_{\text{SEL}}(\text{AC})$  of CA; for strobes (DQS0,  $\overline{\text{DQS0}}$ , DQS1,  $\overline{\text{DQS1}}$ , DQS2,  $\overline{\text{DQS2}}$ , DQS3,  $\overline{\text{DQS3}}$ ) use  $V_{\text{IH}}/V_{\text{IL}}(\text{AC})$  of DQs.

2)  $V_{\text{IH}}(\text{AC})/V_{\text{IL}}(\text{AC})$  for DQs is based on  $V_{\text{RefDQ}}$ ;  $V_{\text{SEH}}(\text{AC})/V_{\text{SEL}}(\text{AC})$  for CA is based on  $V_{\text{RefCA}}$ ; if a reduced ac-high or ac-low level is used for a signal group, then the reduced level applies also here

3) These values are not defined, however the single-ended signals CK,  $\overline{\text{CK}}$ , DQS0,  $\overline{\text{DQS0}}$ , DQS1,  $\overline{\text{DQS1}}$ , DQS2,  $\overline{\text{DQS2}}$ , DQS3,  $\overline{\text{DQS3}}$  need to be within the respective limits ( $V_{\text{IH}}(\text{DC})_{\text{max}}$ ,  $V_{\text{IL}}(\text{DC})_{\text{min}}$ ) for single-ended signals as well as the limitations for overshoot and undershoot. Refer to "Overshoot and Undershoot Specifications"



## 8.6 Differential Input Cross Point Voltage

To guarantee tight setup and hold times as well as output skew parameters with respect to clock and strobe, each cross point voltage of differential input signals ( $\overline{\text{CK}}$ ,  $\overline{\text{CK}}$  and  $\overline{\text{DQS}}$ ,  $\overline{\text{DQS}}$ ) must meet the requirements in Table 23 Single-ended levels for  $\overline{\text{CK}}$ ,  $\overline{\text{DQS}}$ ,  $\overline{\text{CK}}$ ,  $\overline{\text{DQS}}$ . The differential input cross point voltage  $V_{IX}$  is measured from the actual cross point of true and complement signals to the mid-level between of VDD and VSS.




Figure 6. Vix Definition

[Table 24] Cross point voltage for differential input signals ( $\overline{\text{CK}}$ ,  $\overline{\text{DQS}}$ )

Symbol	Parameter	LPDDR2-1066		Unit	Notes
		Min	Max		
$V_{IXCA}$	Differential Input Cross Point Voltage relative to VDDCA/2 for $\overline{\text{CK}}$ , $\overline{\text{CK}}$	- 120	120	mV	1,2
$V_{IXDQ}$	Differential Input Cross Point Voltage relative to VDDQ/2 for $\overline{\text{DQS}}$ , $\overline{\text{DQS}}$	- 120	120	mV	1,2

**NOTE :**

1) The typical value of  $V_{IX(AC)}$  is expected to be about  $0.5 \times V_{DD}$  of the transmitting device, and  $V_{IX(AC)}$  is expected to track variations in VDD.  $V_{IX(AC)}$  indicates the voltage at which differential input signals must cross.

2) For  $\overline{\text{CK}}$  and  $\overline{\text{CK}}$ ,  $V_{ref} = V_{RefCA}(DC)$ . For  $\overline{\text{DQS}}$  and  $\overline{\text{DQS}}$ ,  $V_{ref} = V_{RefDQ}(DC)$ .

## 8.7 Slew Rate Definitions for Single-Ended Input Signals

See CA and CS Setup, Hold and Derating on page 142. for single-ended slew rate definitions for address and command signals.

See Data Setup, Hold and Slew Rate Derating on page 148. for single-ended slew rate definitions for data signals.

## 8.8 Slew Rate Definitions for Differential Input Signals

Input slew rate for differential signals (CK,  $\overline{\text{CK}}$  and DQS,  $\overline{\text{DQS}}$ ) are defined and measured as shown in Table 25 and Figure 7 Differential Input Slew Rate Definition for DQS,  $\overline{\text{DQS}}$  and CK,  $\overline{\text{CK}}$ .

[Table 25] Differential Input Slew Rate Definition

Description	Measured		Defined by
	from	to	
Differential input slew rate for rising edge (CK - $\overline{\text{CK}}$ and DQS - $\overline{\text{DQS}}$ ).	$V_{\text{ILdiffmax}}$	$V_{\text{IHdiffmin}}$	$[V_{\text{IHdiffmin}} - V_{\text{ILdiffmax}}] / \Delta\text{TRdiff}$
Differential input slew rate for falling edge (CK - $\overline{\text{CK}}$ and DQS - $\overline{\text{DQS}}$ ).	$V_{\text{IHdiffmin}}$	$V_{\text{ILdiffmax}}$	$[V_{\text{IHdiffmin}} - V_{\text{ILdiffmax}}] / \Delta\text{TFdiff}$

**NOTE :**

1) The differential signal (i.e. CK -  $\overline{\text{CK}}$  and DQS -  $\overline{\text{DQS}}$ ) must be linear between these thresholds.




Figure 7. Differential Input Slew Rate Definition for DQS,  $\overline{\text{DQS}}$  and CK,  $\overline{\text{CK}}$

## 9.0 AC AND DC OUTPUT MEASUREMENT LEVELS

### 9.1 Single Ended AC and DC Output Levels

Table 26 shows the output levels used for measurements of single ended signals.

[Table 26] Single-ended AC and DC Output Levels

Symbol	Parameter	LPDDR2-1066	Unit	Notes
$V_{OH}(DC)$	DC output high measurement level (for IV curve linearity)	$0.9 \times V_{DDQ}$	V	1
$V_{OL}(DC)$	DC output low measurement level (for IV curve linearity)	$0.1 \times V_{DDQ}$	V	2
$V_{OH}(AC)$	AC output high measurement level (for output slew rate)	$V_{Ref}DQ + 0.12$	V	
$V_{OL}(AC)$	AC output low measurement level (for output slew rate)	$V_{Ref}DQ - 0.12$	V	
$I_{OZ}$	Output Leakage current (DQ, DM, DQS, $\overline{DQS}$ ) (DQ, DQS, $\overline{DQS}$ are disabled; $0V \leq V_{OUT} \leq V_{DDQ}$ )	Min	-10	uA
		Max	10	uA
$MM_{PUPD}$	Delta RON between pull-up and pull-down for DQ/DM	Min	-15	%
		Max	15	%

**NOTE :**

1)  $I_{OH} = -0.1mA$ .

2)  $I_{OL} = 0.1mA$ .

### 9.2 Differential AC and DC Output Levels

Table 27 shows the output levels used for measurements of differential signals (DQS,  $\overline{DQS}$ ).

[Table 27] Differential AC and DC Output Levels

Symbol	Parameter	LPDDR2-1066	Unit	Notes
$V_{OHdiff}(AC)$	AC differential output high measurement level (for output SR)	$+ 0.20 \times V_{DDQ}$	V	
$V_{OLdiff}(AC)$	AC differential output low measurement level (for output SR)	$- 0.20 \times V_{DDQ}$	V	

**NOTE :**

1)  $I_{OH} = -0.1mA$ .

2)  $I_{OL} = 0.1mA$ .

## 9.3 Single Ended Output Slew Rate

With the reference load for timing measurements, output slew rate for falling and rising edges is defined and measured between  $V_{OL(AC)}$  and  $V_{OH(AC)}$  for single ended signals as shown in Table 28 and Figure 8.

[Table 28] Single-ended Output Slew Rate Definition

Description	Measured		Defined by
	from	to	
Single-ended output slew rate for rising edge	$V_{OL(AC)}$	$V_{OH(AC)}$	$[V_{OH(AC)} - V_{OL(AC)}] / \Delta t_{Rse}$
Single-ended output slew rate for falling edge	$V_{OH(AC)}$	$V_{OL(AC)}$	$[V_{OH(AC)} - V_{OL(AC)}] / \Delta t_{Fse}$

**NOTE :**

1) Output slew rate is verified by design and characterization, and may not be subject to production test.




Figure 8. Single Ended Output Slew Rate Definition

[Table 29] Output Slew Rate (single-ended)

Parameter	Symbol	LPDDR2-1066		Units
		Min	Max	
Single-ended Output Slew Rate ( $R_{ON} = 40\Omega \pm 30\%$ )	SRQse	1.5	3.5	V/ns
Single-ended Output Slew Rate ( $R_{ON} = 60\Omega \pm 30\%$ )	SRQse	1.0	2.5	V/ns
Output slew-rate matching Ratio (Pull-up to Pull-down)		0.7	1.4	

Description:

SR: Slew Rate

Q: Query Output (like in DQ, which stands for Data-in, Query-Output)

se: Single-ended Signals

**NOTE :**

1) Measured with output reference load.

2) The ratio of pull-up to pull-down slew rate is specified for the same temperature and voltage, over the entire temperature and voltage range. For a given output, it represents the maximum difference between pull-up and pull-down drivers due to process variation.

3) The output slew rate for falling and rising edges is defined and measured between  $V_{OL(AC)}$  and  $V_{OH(AC)}$ .

4) Slew rates are measured under normal SSO conditions, with 1/2 of DQ signals per data byte driving logic-high and 1/2 of DQ signals per data byte driving logic-low.

## 9.4 Differential Output Slew Rate

With the reference load for timing measurements, output slew rate for falling and rising edges is defined and measured between VOLdiff(AC) and VOHdiff(AC) for differential signals as shown in Table 30 and Figure 9 Differential Output Slew Rate Definition.

[Table 30] Differential Output Slew Rate Definition

Description	Measured		Defined by
	from	to	
Differential output slew rate for rising edge	V <sub>OLdiff</sub> (AC)	V <sub>OHdiff</sub> (AC)	$[V_{OHdiff}(AC) - V_{OLdiff}(AC)] / \Delta TR_{diff}$
Differential output slew rate for falling edge	V <sub>OHdiff</sub> (AC)	V <sub>OLdiff</sub> (AC)	$[V_{OHdiff}(AC) - V_{OLdiff}(AC)] / \Delta TF_{diff}$

**NOTE :**

1) Output slew rate is verified by design and characterization, and may not be subject to production test.




Figure 9. Differential Output Slew Rate Definition

[Table 31] Differential Output Slew Rate

Parameter	Symbol	LPDDR2-1066		Units
		Min	Max	
Differential Output Slew Rate (RON = 40Ω +/- 30%)	SRQdiff	3.0	7.0	V/ns
Differential Output Slew Rate (RON = 60Ω +/- 30%)	SRQdiff	2.0	5.0	V/ns
Description: SR: Slew Rate Q: Query Output (like in DQ, which stands for Data-in, Query-Output) diff: Differential Signals				

**NOTE :**

1) Measured with output reference load.

2) The output slew rate for falling and rising edges is defined and measured between VOL(AC) and VOH(AC).

3) Slew rates are measured under normal SSO conditions, with 1/2 of DQ signals per data byte driving logic-high and 1/2 of DQ signals per data byte driving logic-low.

## 9.5 Overshoot and Undershoot Specifications


[Table 32] AC Overshoot/Undershoot Specification

Parameter		1066	Units
Maximum peak amplitude allowed for overshoot area. (See Figure 10 Overshoot and Undershoot Definition)	Max	0.35	V
Maximum peak amplitude allowed for undershoot area. (See Figure 10 Overshoot and Undershoot Definition)	Max	0.35	V
Maximum area above VDD. (See Figure 10 Overshoot and Undershoot Definition)	Max	0.15	V-ns
Maximum area below VSS. (See Figure 10 Overshoot and Undershoot Definition)	Max	0.15	V-ns

(CA0-9,  $\overline{CS}$ , CKE, CK,  $\overline{CK}$ , DQ, DQS,  $\overline{DQS}$ , DM)

**NOTE :**

- 1) For CA0-9, CK,  $\overline{CK}$ ,  $\overline{CS}$ , and CKE, VDD stands for VDDCA. For DQ, DM, DQS, and  $\overline{DQS}$ , VDD stands for VDDQ.
- 2) For CA0-9, CK,  $\overline{CK}$ ,  $\overline{CS}$ , and CKE, VSS stands for VSSCA. For DQ, DM, DQS, and  $\overline{DQS}$ , VSS stands for VSSQ.
- 3) Maximum peak amplitude values are referenced from actual VDD and VSS values.
- 4) Maximum area values are referenced from maximum operating VDD and VSS values.



**Figure 10. Overshoot and Undershoot Definition**

**NOTE :**

- 1) For CA0-9, CK,  $\overline{CK}$ ,  $\overline{CS}$ , and CKE, VDD stands for VDDCA. For DQ, DM, DQS, and  $\overline{DQS}$ , VDD stands for VDDQ.
- 2) For CA0-9, CK,  $\overline{CK}$ ,  $\overline{CS}$ , and CKE, VSS stands for VSSCA. For DQ, DM, DQS, and  $\overline{DQS}$ , VSS stands for VSSQ.
- 3) Maximum peak amplitude values are referenced from actual VDD and VSS values.
- 4) Maximum area values are referenced from maximum operating VDD and VSS values.

## 10.0 OUTPUT BUFFER CHARACTERISTICS

### 10.1 HSUL\_12 Driver Output Timing Reference Load

These 'Timing Reference Loads' are not intended as a precise representation of any particular system environment or a depiction of the actual load presented by a production tester. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment. Manufacturers correlate to their production test conditions, generally one or more coaxial transmission lines terminated at the tester electronics.




Figure 11. HSUL\_12 Driver Output Reference Load for Timing and Slew Rate

**NOTE :**

1) All output timing parameter values (like  $t_{DQSCk}$ ,  $t_{DQSQ}$ ,  $t_{QHS}$ ,  $t_{HZ}$ ,  $t_{RPRE}$  etc.) are reported with respect to this reference load. This reference load is also used to report slew rate.

## 11.0 RON<sub>PU</sub> AND RON<sub>PD</sub> RESISTOR DEFINITION

$$RON_{PU} = \frac{(VDDQ - V_{out})}{ABS(I_{out})}$$

**NOTE :**

1) This is under the condition that RON<sub>PD</sub> is turned off.

$$RON_{PD} = \frac{V_{out}}{ABS(I_{out})}$$

**NOTE :**

1) This is under the condition that RON<sub>PU</sub> is turned off.




Figure 12. Output Driver: Definition of Voltages and Currents



## 11.1 RON<sub>PU</sub> and RON<sub>PD</sub> Characteristics with ZQ Calibration

Output driver impedance RON is defined by the value of the external reference resistor RZQ. Nominal RZQ is 240Ω

[Table 33] Output Driver DC Electrical Characteristics with ZQ Calibration

RON <sub>NOM</sub>	Resistor	Vout	Min	Nom	Max	Unit	Notes
34.3Ω	RON34PD	0.5 x VDDQ	0.85	1.00	1.15	RZQ/7	1,2,3,4
	RON34PU	0.5 x VDDQ	0.85	1.00	1.15	RZQ/7	1,2,3,4
40.0Ω	RON40PD	0.5 x VDDQ	0.85	1.00	1.15	RZQ/6	1,2,3,4
	RON40PU	0.5 x VDDQ	0.85	1.00	1.15	RZQ/6	1,2,3,4
48.0Ω	RON48PD	0.5 x VDDQ	0.85	1.00	1.15	RZQ/5	1,2,3,4
	RON48PU	0.5 x VDDQ	0.85	1.00	1.15	RZQ/5	1,2,3,4
60.0Ω	RON60PD	0.5 x VDDQ	0.85	1.00	1.15	RZQ/4	1,2,3,4
	RON60PU	0.5 x VDDQ	0.85	1.00	1.15	RZQ/4	1,2,3,4
80.0Ω	RON80PD	0.5 x VDDQ	0.85	1.00	1.15	RZQ/3	1,2,3,4
	RON80PU	0.5 x VDDQ	0.85	1.00	1.15	RZQ/3	1,2,3,4
120.0Ω	RON120PD	0.5 x VDDQ	0.85	1.00	1.15	RZQ/2	1,2,3,4
	RON120PU	0.5 x VDDQ	0.85	1.00	1.15	RZQ/2	1,2,3,4
Mismatch between pull-up and pull-down	MMPUPD		-15.00		+15.00	%	1,2,3,4,5

**NOTE :**

1) Across entire operating temperature range, after calibration.

2) RZQ = 240Ω.

3) The tolerance limits are specified after calibration with fixed voltage and temperature. For behavior of the tolerance limits if temperature or voltage changes after calibration, see following section on voltage and temperature sensitivity.

4) Pull-down and pull-up output driver impedances are recommended to be calibrated at 0.5 x VDDQ.

5) Measurement definition for mismatch between pull-up and pull-down,

MMPUPD: Measure RONPU and RONPD, both at 0.5 x VDDQ:

$$MMPUPD = \frac{RONPU - RONPD}{RONNOM} \times 100$$

For example, with MMPUPD(max) = 15% and RONPD = 0.85, RONPU must be less than 1.0

## 11.2 Output Driver Temperature and Voltage Sensitivity

If temperature and/or voltage change after calibration, the tolerance limits widen according to the Tables shown below.

[Table 34] Output Driver Sensitivity Definition

Resistor	Vout	Min	Max	Unit	Notes
RONPD	0.5 x VDDQ	85 - (dRONdT x  ΔT ) - (dRONdV x  ΔV )	115 + (dRONdT x  ΔT ) + (dRONdV x  ΔV )	%	1,2
RONPU					

**NOTE :**

1) ΔT = T - T (@ calibration), ΔV = V - V (@ calibration)

2) dRONdT and dRONdV are not subject to production test but are verified by design and characterization.

[Table 35] Output Driver Temperature and Voltage Sensitivity

Symbol	Parameter	Min	Max	Unit	Notes
dRONdT	RON Temperature Sensitivity	0.00	0.75	% / C	
dRONdV	RON Voltage Sensitivity	0.00	0.20	% / mV	

## 11.3 RON<sub>PU</sub> and RON<sub>PD</sub> Characteristics without ZQ Calibration

Output driver impedance RON is defined by design and characterization as default setting.

**[Table 36] Output Driver DC Electrical Characteristics without ZQ Calibration**

RON <sub>NOM</sub>	Resistor	Vout	Min	Nom	Max	Unit	Notes
34.3Ω	RON34PD	0.5 x VDDQ	24	34.3	44.6	Ω	1
	RON34PU	0.5 x VDDQ	24	34.3	44.6	Ω	1
40.0Ω	RON40PD	0.5 x VDDQ	28	40	52	Ω	1
	RON40PU	0.5 x VDDQ	28	40	52	Ω	1
48.0Ω	RON48PD	0.5 x VDDQ	33.6	48	62.4	Ω	1
	RON48PU	0.5 x VDDQ	33.6	48	62.4	Ω	1
60.0Ω	RON60PD	0.5 x VDDQ	42	60	78	Ω	1
	RON60PU	0.5 x VDDQ	42	60	78	Ω	1
80.0Ω	RON80PD	0.5 x VDDQ	56	80	104	Ω	1
	RON80PU	0.5 x VDDQ	56	80	104	Ω	1
120.0Ω	RON120PD	0.5 x VDDQ	84	120	156	Ω	1
	RON120PU	0.5 x VDDQ	84	120	156	Ω	1

**NOTE:**

1) Across entire operating temperature range, without calibration.

## 11.4 RZQ I-V Curve

[Table 37] RZQ I-V Curve

Voltage[V]	RON = 240Ω (RZQ)							
	Pull-Down				Pull-Up			
	Current [mA] / RON [Ohms]				Current [mA] / RON [Ohms]			
	default value after ZQReset		with Calibration		default value after ZQReset		with Calibration	
	Min	Max	Min	Max	Min	Max	Min	Max
	[mA]	[mA]	[mA]	[mA]	[mA]	[mA]	[mA]	[mA]
0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00
0.05	0.19	0.32	0.21	0.26	-0.19	-0.32	-0.21	-0.26
0.10	0.38	0.64	0.40	0.53	-0.38	-0.64	-0.40	-0.53
0.15	0.56	0.94	0.60	0.78	-0.56	-0.94	-0.60	-0.78
0.20	0.74	1.26	0.79	1.04	-0.74	-1.26	-0.79	-1.04
0.25	0.92	1.57	0.98	1.29	-0.92	-1.57	-0.98	-1.29
0.30	1.08	1.86	1.17	1.53	-1.08	-1.86	-1.17	-1.53
0.35	1.25	2.17	1.35	1.79	-1.25	-2.17	-1.35	-1.79
0.40	1.40	2.46	1.52	2.03	-1.40	-2.46	-1.52	-2.03
0.45	1.54	2.74	1.69	2.26	-1.54	-2.74	-1.69	-2.26
0.50	1.68	3.02	1.86	2.49	-1.68	-3.02	-1.86	-2.49
0.55	1.81	3.30	2.02	2.72	-1.81	-3.30	-2.02	-2.72
0.60	1.92	3.57	2.17	2.94	-1.92	-3.57	-2.17	-2.94
0.65	2.02	3.83	2.32	3.15	-2.02	-3.83	-2.32	-3.15
0.70	2.11	4.08	2.46	3.36	-2.11	-4.08	-2.46	-3.36
0.75	2.19	4.31	2.58	3.55	-2.19	-4.31	-2.58	-3.55
0.80	2.25	4.54	2.70	3.74	-2.25	-4.54	-2.70	-3.74
0.85	2.30	4.74	2.81	3.91	-2.30	-4.74	-2.81	-3.91
0.90	2.34	4.92	2.89	4.05	-2.34	-4.92	-2.89	-4.05
0.95	2.37	5.08	2.97	4.23	-2.37	-5.08	-2.97	-4.23
1.00	2.41	5.20	3.04	4.33	-2.41	-5.20	-3.04	-4.33
1.05	2.43	5.31	3.09	4.44	-2.43	-5.31	-3.09	-4.44
1.10	2.46	5.41	3.14	4.52	-2.46	-5.41	-3.14	-4.52
1.15	2.48	5.48	3.19	4.59	-2.48	-5.48	-3.19	-4.59
1.20	2.50	5.55	3.23	4.65	-2.50	-5.55	-3.23	-4.65




Figure 13. RON = 240 Ohms  
IV Curve after ZQReset




Figure 14. RON = 240 Ohms  
IV Curve after Calibration

## 12.0 INPUT/OUTPUT CAPACITANCE

[Table 38] Input/output capacitance

Parameter	Symbol		LPDDR2 1066	Units	Notes
Input capacitance, CK and $\overline{CK}$	CCK	Min	2.0	pF	1,2
		Max	5.0	pF	1,2
Input capacitance delta, CK and $\overline{CK}$	CDCK	Min	0.0	pF	1,2,3
		Max	0.40	pF	1,2,3
Cin, all other input-only pins except $\overline{CS}$ and CKE	CI1	Min	2.0	pF	1,2,4
		Max	5.0	pF	1,2,4
Cin, $\overline{CS0}$ / $\overline{CS1}$ and CKE0 / CKE1	CI2	Min	1.0	pF	1,2,4
		Max	3.0	pF	1,2,4
Cdelta, all other input-only pins except $\overline{CS}$ and CKE	CDI1	Min	-1.0	pF	1,2,5
		Max	1.0	pF	1,2,5
Cdelta, $\overline{CS0}$ / $\overline{CS1}$ and CKE0 / CKE1	CDI2	Min	-1.0	pF	1,2,5,10
		Max	1.0	pF	1,2,5,10
Input/output capacitance, DQ, DM, DQS, $\overline{DQS}$	CIO	Min	2.5	pF	1,2,6,7
		Max	6	pF	1,2,6,7
Input/output capacitance delta, DQS, $\overline{DQS}$	CDDQS	Min	0.0	pF	1,2,7,8
		Max	0.50	pF	1,2,7,8
Input/output capacitance delta, DQ, DM	CDIO	Min	-1.0	pF	1,2,7,9
		Max	1.0	pF	1,2,7,9
Input/output capacitance ZQ Pin	CZQ	Min	0.0	pF	1,2
		Max	6.0	pF	1,2

(T<sub>OPER</sub>: V<sub>DDQ</sub> = 1.14-1.3V; V<sub>DDCA</sub> = 1.14-1.3V; V<sub>DD1</sub> = 1.7-1.95V, V<sub>DD2</sub> = 1.14-1.3V)

### NOTE :

- 1) This parameter applies to both die and package.
- 2) This parameter is not subject to production test. It is verified by design and characterization. The capacitance is measured according to JEP147 (Procedure for measuring input capacitance using a vector network analyzer (VNA) with VDD1, VDD2, VDDQ, VSS, VSSCA, VSSQ applied and all other pins floating.
- 3) Absolute value of CCK - CCK.
- 4) CI applies to  $\overline{CS}$ , CKE, CA0-CA9.
- 5) CDI = CI - 0.5 \* (CCK +  $\overline{CCK}$ )
- 6) DM loading matches DQ and DQS.
- 7) MR3 I/O configuration DS OP3-OP0 = 0001B (34.3 Ohm typical)
- 8) Absolute value of CDQS and  $\overline{CDQS}$ .
- 9) CDIO = CIO - 0.5 \* (CDQS +  $\overline{CDQS}$ ) in byte-lane.
- 10) CDI2 = CI2 - 0.25 \* (CCK<sub>t</sub> + CCK<sub>c</sub>)

# 13.0 IDD SPECIFICATION PARAMETERS AND TEST CONDITIONS

## 13.1 IDD Measurement Conditions

The following definitions are used within the IDD measurement tables:

LOW:  $V_{IN} \leq V_{IL}(DC)$  MAX

HIGH:  $V_{IN} \geq V_{IH}(DC)$  MIN

STABLE: Inputs are stable at a HIGH or LOW level

SWITCHING: See Table 39 and Table 40.

**[Table 39] Definition of Switching for CA Input Signals**

Switching for CA								
	CK (RISING) / $\overline{CK}$ (FALLING)	CK (FALLING) / $\overline{CK}$ (RISING)	CK (RISING) / $\overline{CK}$ (FALLING)	CK (FALLING) / $\overline{CK}$ (RISING)	CK (RISING) / $\overline{CK}$ (FALLING)	CK (FALLING) / $\overline{CK}$ (RISING)	CK (RISING) / $\overline{CK}$ (FALLING)	CK (FALLING) / $\overline{CK}$ (RISING)
Cycle	N		N+1		N+2		N+3	
$\overline{CS}$	HIGH		HIGH		HIGH		HIGH	
CA0	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA1	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH
CA2	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA3	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH
CA4	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA5	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH
CA6	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA7	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH
CA8	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA9	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH

**NOTE :**

- 1)  $\overline{CS}$  must always be driven HIGH.
- 2) 50% of CA bus is changing between HIGH and LOW once per clock for the CA bus.
- 3) The above pattern (N, N+1, N+2, N+3...) is used continuously during IDD measurement for IDD values that require SWITCHING on the CA bus.

**[Table 40] Definition of Switching for IDD4R**

Clock	CKE	$\overline{CS}$	Clock Cycle Number	Command	CA0-CA2	CA3-CA9	All DQ
Rising	HIGH	LOW	N	Read_Rising	HLH	LHLHLHL	L
Falling	HIGH	LOW	N	Read_Falling	LLL	LLLLLLL	L
Rising	HIGH	HIGH	N + 1	NOP	LLL	LLLLLLL	H
Falling	HIGH	HIGH	N + 1	NOP	HLH	HLHLLHL	L
Rising	HIGH	LOW	N + 2	Read_Rising	HLH	HLHLLHL	H
Falling	HIGH	LOW	N + 2	Read_Falling	LLL	HHHHHHH	H
Rising	HIGH	HIGH	N + 3	NOP	LLL	HHHHHHH	H
Falling	HIGH	HIGH	N + 3	NOP	HLH	LHLHLHL	L

**NOTE :**

- 1) Data strobe (DQS) is changing between HIGH and LOW every clock cycle.
- 2) The above pattern (N, N+1...) is used continuously during IDD measurement for IDD4R.

[Table 41] Definition of Switching for IDD4W

Clock	CKE	$\overline{CS}$	Clock Cycle Number	Command	CA0-CA2	CA3-CA9	All DQ
Rising	HIGH	LOW	N	Write_Rising	HLL	LHLHLHL	L
Falling	HIGH	LOW	N	Write_Falling	LLL	LLLLLLL	L
Rising	HIGH	HIGH	N + 1	NOP	LLL	LLLLLLL	H
Falling	HIGH	HIGH	N + 1	NOP	HLH	HLHLHL	L
Rising	HIGH	LOW	N + 2	Write_Rising	HLL	HLHLHL	H
Falling	HIGH	LOW	N + 2	Write_Falling	LLL	HHHHHHH	H
Rising	HIGH	HIGH	N + 3	NOP	LLL	HHHHHHH	H
Falling	HIGH	HIGH	N + 3	NOP	HLH	LHLHLHL	L

**NOTE :**

1) Data strobe (DQS) is changing between HIGH and LOW every clock cycle.

2) Data masking (DM) must always be driven LOW.

3) The above pattern (N, N+1...) is used continuously during IDD measurement for IDD4W.

## 13.2 IDD Specifications

IDD values are for the entire operating voltage range, and all of the them are for the standard range.

[Table 42] LPDDR2 IDD Specification Parameters and Operating Conditions

Parameter/Condition	Symbol	Power Supply	Units	Notes
<b>Operating one bank active-precharge current (SDRAM) :</b> $t_{CK} = t_{CK(avg)min}$ ; $t_{RC} = t_{RCmin}$ ; CKE is HIGH; CS is HIGH between valid commands; CA bus inputs are SWITCHING; Data bus inputs are STABLE	IDD0 <sub>1</sub>	VDD1	mA	3,14
	IDD0 <sub>2</sub>	VDD2	mA	3,14
	IDD0 <sub>IN</sub>	VDDCA + VDDQ	mA	3,4,14
<b>Idle power-down standby current:</b> $t_{CK} = t_{CK(avg)min}$ ; CKE is LOW; CS is HIGH; All banks/RBs idle; CA bus inputs are SWITCHING; Data bus inputs are STABLE	IDD2P <sub>1</sub>	VDD1	mA	3,13
	IDD2P <sub>2</sub>	VDD2	mA	3,13
	IDD2P <sub>IN</sub>	VDDCA + VDDQ	mA	3,4,13
<b>Idle power-down standby current with clock stop:</b> CK = LOW, $\overline{CK}$ = HIGH; CKE is LOW; CS is HIGH; All banks/RBs idle; CA bus inputs are STABLE; Data bus inputs are STABLE	IDD2PS <sub>1</sub>	VDD1	mA	3,13
	IDD2PS <sub>2</sub>	VDD2	mA	3,13
	IDD2PS <sub>IN</sub>	VDDCA + VDDQ	mA	3,4,13
<b>Idle non power-down standby current:</b> $t_{CK} = t_{CK(avg)min}$ ; CKE is HIGH; CS is HIGH; All banks/RBs idle; CA bus inputs are SWITCHING; Data bus inputs are STABLE	IDD2N <sub>1</sub>	VDD1	mA	3,14
	IDD2N <sub>2</sub>	VDD2	mA	3,14
	IDD2N <sub>IN</sub>	VDDCA + VDDQ	mA	3,4,14
<b>Idle non power-down standby current with clock stop:</b> CK = LOW, $\overline{CK}$ = HIGH; CKE is HIGH; CS is HIGH; All banks/RBs idle; CA bus inputs are STABLE; Data bus inputs are STABLE	IDD2NS <sub>1</sub>	VDD1	mA	3,14
	IDD2NS <sub>2</sub>	VDD2	mA	3,14
	IDD2NS <sub>IN</sub>	VDDCA + VDDQ	mA	3,4,14

Parameter/Condition	Symbol	Power Supply	Units	Notes
<b>Active power-down standby current:</b> $t_{CK} = t_{CK(avg)min}$ ; CKE is LOW; $\overline{CS}$ is HIGH; One bank/RB active; CA bus inputs are SWITCHING; Data bus inputs are STABLE	IDD3P <sub>1</sub>	VDD1	mA	3,14
	IDD3P <sub>2</sub>	VDD2	mA	3,14
	IDD3P <sub>IN</sub>	VDDCA + VDDQ	mA	3,4,14
<b>Active power-down standby current with clock stop:</b> CK=LOW, $\overline{CK}$ =HIGH; CKE is LOW; $\overline{CS}$ is HIGH; One bank/RB active; CA bus inputs are STABLE; Data bus inputs are STABLE	IDD3PS <sub>1</sub>	VDD1	mA	3,14
	IDD3PS <sub>2</sub>	VDD2	mA	3,14
	IDD3PS <sub>IN</sub>	VDDCA + VDDQ	mA	3,4,14
<b>Active non power-down standby current:</b> $t_{CK} = t_{CK(avg)min}$ ; CKE is HIGH; $\overline{CS}$ is HIGH; One bank/RB active; CA bus inputs are SWITCHING; Data bus inputs are STABLE	IDD3N <sub>1</sub>	VDD1	mA	3,14
	IDD3N <sub>2</sub>	VDD2	mA	3,14
	IDD3N <sub>IN</sub>	VDDCA + VDDQ	mA	3,4,14
<b>Active non power-down standby current with clock stop:</b> CK=LOW, $\overline{CK}$ =HIGH; CKE is HIGH; $\overline{CS}$ is HIGH; One bank/RB active; CA bus inputs are STABLE; Data bus inputs are STABLE	IDD3NS <sub>1</sub>	VDD1	mA	3,14
	IDD3NS <sub>2</sub>	VDD2	mA	3,14
	IDD3NS <sub>IN</sub>	VDDCA + VDDQ	mA	3,4,14
<b>Operating burst read current:</b> $t_{CK} = t_{CK(avg)min}$ ; $\overline{CS}$ is HIGH between valid commands; One bank/RB active; BL = 4; RL = RLmin; CA bus inputs are SWITCHING; 50% data change each burst transfer	IDD4R <sub>1</sub>	VDD1	mA	3,14
	IDD4R <sub>2</sub>	VDD2	mA	3,14
	IDD4R <sub>IN</sub>	VDDCA	mA	3,14
	IDD4R <sub>Q</sub>	VDDQ	mA	3,6,14
<b>Operating burst write current:</b> $t_{CK} = t_{CK(avg)min}$ ; $\overline{CS}$ is HIGH between valid commands; One bank/RB active; BL = 4; WL = WLmin; CA bus inputs are SWITCHING; 50% data change each burst transfer	IDD4W <sub>1</sub>	VDD1	mA	3,14
	IDD4W <sub>2</sub>	VDD2	mA	3,14
	IDD4W <sub>IN</sub>	VDDCA + VDDQ	mA	3,4,14
<b>All Bank Refresh Burst current:</b> $t_{CK} = t_{CK(avg)min}$ ; CKE is HIGH between valid commands; $t_{RC} = t_{RFCabmin}$ ; Burst refresh; CA bus inputs are SWITCHING; Data bus inputs are STABLE;	IDD5 <sub>1</sub>	VDD1	mA	3,14
	IDD5 <sub>2</sub>	VDD2	mA	3,14
	IDD5 <sub>IN</sub>	VDDCA + VDDQ	mA	3,4,14
<b>All Bank Refresh Average current:</b> $t_{CK} = t_{CK(avg)min}$ ; CKE is HIGH between valid commands; $t_{RC} = t_{REFI}$ ; CA bus inputs are SWITCHING; Data bus inputs are STABLE;	IDD5AB <sub>1</sub>	VDD1	mA	3,14
	IDD5AB <sub>2</sub>	VDD2	mA	3,14
	IDD5AB <sub>IN</sub>	VDDCA + VDDQ	mA	3,4,14
<b>Per Bank Refresh Average current:</b> $t_{CK} = t_{CK(avg)min}$ ; CKE is HIGH between valid commands; $t_{RC} = t_{REFI}/8$ ; CA bus inputs are SWITCHING; Data bus inputs are STABLE;	IDD5PB <sub>1</sub>	VDD1	mA	1,3,14
	IDD5PB <sub>2</sub>	VDD2	mA	1,3,14
	IDD5PB <sub>IN</sub>	VDDCA + VDDQ	mA	1,3,4,14



Parameter/Condition	Symbol	Power Supply	Units	Notes
<b>Self refresh current (Standard Temperature Range):</b> CK=LOW, $\overline{CK}$ =HIGH; CKE is LOW; CA bus inputs are STABLE; Data bus inputs are STABLE; Maximum 1x Self-Refresh Rate;	IDD6 <sub>1</sub>	VDD1	mA	2,3,8,9,10,13
	IDD6 <sub>2</sub>	VDD2	mA	2,3,8,9,10,13
	IDD6 <sub>IN</sub>	VDDCA + VDDQ	mA	2,3,4,8,9,10,13
<b>Deep Power-Down current:</b> CK=LOW, $\overline{CK}$ =HIGH; CKE is LOW; CA bus inputs are STABLE; Data bus inputs are STABLE;	IDD8 <sub>1</sub>	VDD1	uA	3,11, 12,13
	IDD8 <sub>2</sub>	VDD2	uA	3,11, 12,13
	IDD8 <sub>IN</sub>	VDDCA + VDDQ	uA	3,4,11, 12,13

**NOTE :**

- 1) Per Bank Refresh only applicable for LPDDR2 devices of 1Gb or higher densities.
- 2) This is the general definition that applies to full array Self Refresh. Refer to Table 44, IDD6 Partial Array Self-Refresh Current for details of Partial Array Self Refresh IDD6 specification.
- 3) IDD values published are the maximum of the distribution of the arithmetic mean.
- 4) Measured currents are the summation of VDDQ and VDDCA.
- 5) To calculate total current consumption, the currents of all active operations must be considered.
- 6) Guaranteed by design with output load of 5pF and RON=40Ohm.
- 7) IDD current specifications are tested after the device is properly initialized.
- 8) In addition, supplier data sheets may include additional Self Refresh IDD values for temperature subranges within the Standard or Extended Temperature Ranges.
- 9) 1x Self-Refresh Rate is the rate at which the LPDDR2 device is refreshed internally during Self-Refresh before going into the Extended Temperature range.
- 10) IDD6 85°C is guaranteed, IDD6 45°C is typical values.
- 11) IDD8 85°C is guaranteed, IDD8 45°C is typical values.
- 12) DPD (Deep Power Down) function is an optional feature, and it will be enabled upon request.  
Please contact Samsung for more information.
- 13) These specification values are under same condition of the both chips selected at the same time.
- 14) These specification values are under IDD2PS condition of the other unselected chip.

## 13.3 IDD Spec Table

[Table 43] IDD Specification for 8Gb DDP LPDDR2

Symbol		Power Supply	VDD2=1.2V	Units
			128M x32 + 128M x32	
			1066Mbps	
IDD0	IDD0 <sub>1</sub>	VDD1	7.5	mA
	IDD0 <sub>2</sub>	VDD2	46.1	mA
	IDD0 <sub>IN</sub>	VDDCA + VDDQ	5.1	mA
IDD2P	IDD2P <sub>1</sub>	VDD1	1.0	mA
	IDD2P <sub>2</sub>	VDD2	2.2	mA
	IDD2P <sub>IN</sub>	VDDCA + VDDQ	0.2	mA
IDD2PS	IDD2PS <sub>1</sub>	VDD1	1.0	mA
	IDD2PS <sub>2</sub>	VDD2	2.2	mA
	IDD2PS <sub>IN</sub>	VDDCA + VDDQ	0.2	mA
IDD2N	IDD2N <sub>1</sub>	VDD1	1.5	mA
	IDD2N <sub>2</sub>	VDD2	14.1	mA
	IDD2N <sub>IN</sub>	VDDCA + VDDQ	3.1	mA
IDD2NS	IDD2NS <sub>1</sub>	VDD1	1.5	mA
	IDD2NS <sub>2</sub>	VDD2	7.1	mA
	IDD2NS <sub>IN</sub>	VDDCA + VDDQ	3.1	mA
IDD3P	IDD3P <sub>1</sub>	VDD1	2.0	mA
	IDD3P <sub>2</sub>	VDD2	5.1	mA
	IDD3P <sub>IN</sub>	VDDCA + VDDQ	0.2	mA
IDD3PS	IDD3PS <sub>1</sub>	VDD1	2.0	mA
	IDD3PS <sub>2</sub>	VDD2	5.1	mA
	IDD3PS <sub>IN</sub>	VDDCA + VDDQ	0.2	mA
IDD3N	IDD3N <sub>1</sub>	VDD1	2.5	mA
	IDD3N <sub>2</sub>	VDD2	16.1	mA
	IDD3N <sub>IN</sub>	VDDCA + VDDQ	3.1	mA
IDD3NS	IDD3NS <sub>1</sub>	VDD1	2.5	mA
	IDD3NS <sub>2</sub>	VDD2	8.1	mA
	IDD3NS <sub>IN</sub>	VDDCA + VDDQ	3.1	mA
IDD4R	IDD4R <sub>1</sub>	VDD1	2.5	mA
	IDD4R <sub>2</sub>	VDD2	151.1	mA
	IDD4R <sub>IN</sub>	VDDCA	3.05	mA
	IDD4R <sub>Q</sub>	VDDQ	140.05	mA
IDD4W	IDD4W <sub>1</sub>	VDD1	2.5	mA
	IDD4W <sub>2</sub>	VDD2	141.1	mA
	IDD4W <sub>IN</sub>	VDDCA + VDDQ	10.1	mA

Symbol			Power Supply	VDD2=1.2V	Units
				128M x32 + 128M x32	
				1066Mbps	
IDD5	IDD5 <sub>1</sub>		VDD1	18.5	mA
	IDD5 <sub>2</sub>		VDD2	126.1	mA
	IDD5 <sub>IN</sub>		VDDCA + VDDQ	3.1	mA
IDD5AB	IDD5AB <sub>1</sub>		VDD1	3.5	mA
	IDD5AB <sub>2</sub>		VDD2	14.1	mA
	IDD5AB <sub>IN</sub>		VDDCA + VDDQ	3.1	mA
IDD5PB	IDD5PB <sub>1</sub>		VDD1	3.5	mA
	IDD5PB <sub>2</sub>		VDD2	23.1	mA
	IDD5PB <sub>IN</sub>		VDDCA + VDDQ	3.1	mA
IDD6	IDD6 <sub>1</sub>	45°C	VDD1	0.36	mA
		85°C		1.8	
	IDD6 <sub>2</sub>	45°C	VDD2	1.6	mA
		85°C		6.8	
	IDD6 <sub>IN</sub>	45°C	VDDCA + VDDQ	0.04	mA
		85°C		0.2	
IDD8	IDD8 <sub>1</sub>	45°C	VDD1	20	uA
		85°C		40	
	IDD8 <sub>2</sub>	45°C	VDD2	50	uA
		85°C		100	
	IDD8 <sub>IN</sub>	45°C	VDDCA + VDDQ	30	uA
		85°C		60	

## NOTE :

1) See Table 42, LPDDR2 IDD Specification Parameters and Operating Conditions for notes.

[Table 44] IDD6 Partial Array Self-Refresh Current

Parameter			8Gb DDP		Unit
			45°C	85°C	
IDD6 Partial Array Self-Refresh Current (max)	Full Array	VDD1	360	1800	uA
		VDD2	1600	6800	
		VDDCA + VDDQ	40	200	
	1/2 Array	VDD1	320	1400	uA
		VDD2	1120	4800	
		VDDCA + VDDQ	40	200	
	1/4 Array	VDD1	280	1200	uA
		VDD2	760	3600	
		VDDCA + VDDQ	40	200	
	1/8 Array	VDD1	240	1100	uA
		VDD2	600	3000	
		VDDCA + VDDQ	40	200	

## NOTE :

1) IDD6 85°C is the maximum and IDD6 45°C is typical of the distribution of the arithmetic mean.

## 14.0 ELECTRICAL CHARACTERISTICS AND AC TIMING

### 14.1 Clock Specification

The jitter specified is a random jitter meeting a Gaussian distribution. Input clocks violating the min/max values may result in malfunction of the LPDDR2 device.

#### 14.1.1 Definition for $t_{CK}(avg)$ and $n_{CK}$

$t_{CK}(avg)$  is calculated as the average clock period across any consecutive 200 cycle window, where each clock period is calculated from rising edge to rising edge.

$$t_{CK}(avg) = \left( \sum_{j=1}^N t_{CK_j} \right) / N$$

*where*  $N = 200$

Unit ' $t_{CK}(avg)$ ' represents the actual clock average  $t_{CK}(avg)$  of the input clock under operation. Unit ' $n_{CK}$ ' represents one clock cycle of the input clock, counting the actual clock edges.

$t_{CK}(avg)$  may change by up to +/-1% within a 100 clock cycle window, provided that all jitter and timing specs are met.

#### 14.1.2 Definition for $t_{CK}(abs)$

$t_{CK}(abs)$  is defined as the absolute clock period, as measured from one rising edge to the next consecutive rising edge.

$t_{CK}(abs)$  is not subject to production test.

#### 14.1.3 Definition for $t_{CH}(avg)$ and $t_{CL}(avg)$

$t_{CH}(avg)$  is defined as the average high pulse width, as calculated across any consecutive 200 high pulses.

$$t_{CH}(avg) = \left( \sum_{j=1}^N t_{CH_j} \right) / (N \times t_{CK}(avg))$$

*where*  $N = 200$

$t_{CL}(avg)$  is defined as the average low pulse width, as calculated across any consecutive 200 low pulses.

$$t_{CL}(avg) = \left( \sum_{j=1}^N t_{CL_j} \right) / (N \times t_{CK}(avg))$$

*where*  $N = 200$

#### 14.1.4 Definition for $t_{JIT}(per)$

$t_{JIT}(per)$  is the single period jitter defined as the largest deviation of any signal  $t_{CK}$  from  $t_{CK}(avg)$ .

$t_{JIT}(per) = \text{Min/max of } \{t_{CK_i} - t_{CK}(avg) \text{ where } i = 1 \text{ to } 200\}$ .

$t_{JIT}(per)_{act}$  is the actual clock jitter for a given system.

$t_{JIT}(per)_{allowed}$  is the specified allowed clock period jitter.

$t_{JIT}(per)$  is not subject to production test.

### 14.1.5 Definition for $t_{JIT(cc)}$

$t_{JIT(cc)}$  is defined as the absolute difference in clock period between two consecutive clock cycles.

$t_{JIT(cc)} = \text{Max of } \{tCK_{i+1} - tCK_i\}$ .

$t_{JIT(cc)}$  defines the cycle to cycle jitter.

$t_{JIT(cc)}$  is not subject to production test.

### 14.1.6 Definition for $t_{ERR(nper)}$

$t_{ERR(nper)}$  is defined as the cumulative error across n multiple consecutive cycles from  $tCK(avg)$ .

$t_{ERR(nper),act}$  is the actual clock jitter over n cycles for a given system.

$t_{ERR(nper),allowed}$  is the specified allowed clock period jitter over n cycles.

$t_{ERR(nper)}$  is not subject to production test.

$$tERR(nper) = \left( \sum_{j=i}^{i+n-1} tCK_j \right) - n \times tCK(avg)$$

$t_{ERR(nper),min}$  can be calculated by the formula shown below:

$$tERR(nper), min = (1 + 0.68LN(n)) \times tJIT(per), min$$

$t_{ERR(nper),max}$  can be calculated by the formula shown below

$$tERR(nper), max = (1 + 0.68LN(n)) \times tJIT(per), max$$

Using these equations,  $t_{ERR(nper)}$  tables can be generated for each  $t_{JIT(per),act}$  value.

### 14.1.7 Definition for duty cycle jitter tJIT(duty)

tJIT(duty) is defined with absolute and average specification of tCH / tCL.

$$tJIT(duty), min = MIN((tCH(abs), min - tCH(avg), min), (tCL(abs), min - tCL(avg), min)) \times tCK(avg)$$

$$tJIT(duty), max = MAX((tCH(abs), max - tCH(avg), max), (tCL(abs), max - tCL(avg), max)) \times tCK(avg)$$

### 14.1.8 Definition for tCK(abs), tCH(abs) and tCL(abs)

These parameters are specified per their average values, however it is understood that the following relationship between the average timing and the absolute instantaneous timing holds at all times

[Table 45] Definition for tCK(abs), tCH(abs), and tCL(abs)

Parameter	Symbol	Min	Unit
Absolute Clock Period	tCK(abs)	tCK(avg), min + tJIT(per), min	ps
Absolute Clock HIGH Pulse Width	tCH(abs)	tCH(avg),min + tJIT(duty),min / tCK(avg)min	tCK(avg)
Absolute Clock LOW Pulse Width	tCL(abs)	tCL(avg),min + tJIT(duty),min / tCK(avg)min	tCK(avg)

**NOTE :**

- 1) tCK(avg),min is expressed in ps for this table.
- 2) tJIT(duty),min is a negative value.

## 14.2 Period Clock Jitter

LPDDR2 devices can tolerate some clock period jitter without core timing parameter de-rating. This section describes device timing requirements in the presence of clock period jitter (tJIT(per)) in excess of the values found in Table 47, LPDDR2 AC Timing Table and how to determine cycle time de-rating and clock cycle de-rating.

### 14.2.1 Clock period jitter effects on core timing parameters

(tRCD, tRP, tRTP, tWR, tWRA, tWTR, tRC, tRAS, tRRD, tFAW)

Core timing parameters extend across multiple clock cycles. Period clock jitter will impact these parameters when measured in numbers of clock cycles. When the device is operated with clock jitter within the specification limits, the LPDDR2 device is characterized and verified to support  $tnPARAM = RU\{tPARAM / tCK(avg)\}$ .

When the device is operated with clock jitter outside specification limits, the number of clocks or tCK(avg) may need to be increased based on the values for each core timing parameter.

#### 14.2.1.1 Cycle time de-rating for core timing parameters

For a given number of clocks (tnPARAM), for each core timing parameter, average clock period (tCK(avg)) and actual cumulative period error (tERR(tnPARAM),act) in excess of the allowed cumulative period error (tERR(tnPARAM),allowed), the equation below calculates the amount of cycle time de-rating (in ns) required if the equation results in a positive value for a core timing parameter (tCORE).

$$CycleTimeDerating = MAX\left\{\left(\frac{tPARAM + tERR(tnPARAM),act - tERR(tnPARAM),allowed}{tnPARAM} - tCK(avg)\right), 0\right\}$$

A cycle time derating analysis should be conducted for each core timing parameter. The amount of cycle time derating required is the maximum of the cycle time de-ratings determined for each individual core timing parameter.

#### 14.2.1.2 Clock Cycle de-rating for core timing parameters

For a given number of clocks (tnPARAM) for each core timing parameter, clock cycle de-rating should be specified with amount of period jitter (tJIT(per)).

For a given number of clocks (tnPARAM), for each core timing parameter, average clock period (tCK(avg)) and actual cumulative period error (tERR(tnPARAM),act) in excess of the allowed cumulative period error (tERR(tnPARAM),allowed), the equation below calculates the clock cycle derating (in clocks) required if the equation results in a positive value for a core timing parameter (tCORE).

$$ClockCycleDerating = RU\left\{\frac{tPARAM + tERR(tnPARAM),act - tERR(tnPARAM),allowed}{tCK(avg)}\right\} - tnPARAM$$

A clock cycle de-rating analysis should be conducted for each core timing parameter.

### 14.2.2 Clock jitter effects on Command/Address timing parameters

(tIS, tIH, tISCKE, tIHCKE, tISb, tIHb, tISCKEb, tIHCKEb)

These parameters are measured from a command/address signal (CKE,  $\overline{CS}$ , CA0 - CA9) transition edge to its respective clock signal (CK/ $\overline{CK}$ ) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. tJIT(per)), as the setup and hold are relative to the clock signal crossing that latches the command/address.

Regardless of clock jitter values, these values shall be met.

## 14.2.3 Clock jitter effects on Read timing parameters

### 14.2.3.1 tRPRE

When the device is operated with input clock jitter, tRPRE needs to be de-rated by the actual period jitter (tJIT(per),act,max) of the input clock in excess of the allowed period jitter (tJIT(per),allowed,max). Output de-ratings are relative to the input clock.

$$tRPRE(min, derated) = 0.9 - \left( \frac{tJIT(per), act, max - tJIT(per), allowed, max}{tCK(avg)} \right)$$

For example,

if the measured jitter into a LPDDR2-800 device has tCK(avg) = 2500 ps, tJIT(per),act,min = -172 ps and tJIT(per),act,max = + 193 ps, then tRPRE,min,derated = 0.9 - (tJIT(per),act,max - tJIT(per),allowed,max)/tCK(avg) = 0.9 - (193 - 100)/2500 = .8628 tCK(avg)

### 14.2.3.2 tLZ(DQ), tHZ(DQ), tDQSCK, tLZ(DQS), tHZ(DQS)

These parameters are measured from a specific clock edge to a data signal (DMn, DQm.: n=0,1,2,3. m=0 –31) transition and will be met with respect to that clock edge. Therefore, they are not affected by the amount of clock jitter applied (i.e. tJIT(per)).

### 14.2.3.3 tQSH, tQSL

These parameters are affected by duty cycle jitter which is represented by tCH(abs)min and tCL(abs)min.

$$tQSH(abs)min = tCH(abs)min - 0.05$$

$$tQSL(abs)min = tCL(abs)min - 0.05$$

These parameters determine absolute Data-Valid window at the LPDDR2 device pin.

Absolute min data-valid window @LPDDR2 device pin =

$$\min \{ (tQSH(abs)min * tCK(avg)min - tDQSQmax - tQHSmax), (tQSL(abs)min * tCK(avg)min - tDQSQmax - tQHSmax) \}$$

This minimum data-valid window shall be met at the target frequency regardless of clock jitter.

### 14.2.3.4 tRPST

tRPST is affected by duty cycle jitter which is represented by tCL(abs). Therefore tRPST(abs)min can be specified by tCL(abs)min.

$$tRPST(abs)min = tCL(abs)min - 0.05 = tQSL(abs)min$$

## 14.2.4 Clock jitter effects on Write timing parameters

### 14.2.4.1 tDS, tDH

These parameters are measured from a data signal (DMn, DQm.: n=0,1,2,3. m=0 –31) transition edge to its respective data strobe signal (DQSn,  $\overline{DQSn}$  : n=0,1,2,3) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. tJIT(per)), as the setup and hold are relative to the clock signal crossing that latches the command/address. Regardless of clock jitter values, these values shall be met.

### 14.2.4.2 tDSS, tDSH

These parameters are measured from a data strobe signal (DQSx,  $\overline{DQSx}$ ) crossing to its respective clock signal (CK/ $\overline{CK}$ ) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. tJIT(per)), as the setup and hold are relative to the clock signal crossing that latches the command/address. Regardless of clock jitter values, these values shall be met.



## 14.2.4.3 tDQSS

This parameter is measured from a data strobe signal (DQSx,  $\overline{\text{DQSx}}$ ) crossing to the subsequent clock signal (CK/ $\overline{\text{CK}}$ ) crossing. When the device is operated with input clock jitter, this parameter needs to be de-rated by the actual period jitter tJIT(per),act of the input clock in excess of the allowed period jitter tJIT(per),allowed.

$$tDQSS(\text{min}, \text{derated}) = 0.75 - \frac{tJIT(\text{per}), \text{act}, \text{min} - tJIT(\text{per}), \text{allowed}, \text{min}}{tCK(\text{avg})}$$

$$tDQSS(\text{max}, \text{derated}) = 1.25 - \frac{tJIT(\text{per}), \text{act}, \text{max} - tJIT(\text{per}), \text{allowed}, \text{max}}{tCK(\text{avg})}$$

For example,

if the measured jitter into a LPDDR2-800 device has tCK(avg)= 2500 ps, tJIT(per),act,min = -172 ps and tJIT(per),act,max= + 193 ps, then

tDQSS,(min,derated) = 0.75 - (tJIT(per),act,min - tJIT(per),allowed,min)/tCK(avg) = 0.75 - (-172 + 100)/2500 = .7788 tCK(avg)

and

tDQSS,(max,derated) = 1.25 - (tJIT(per),act,max - tJIT(per),allowed,max)/tCK(avg) = 1.25 - (193 - 100)/2500 = 1.2128 tCK(avg)

## 14.3 LPDDR2 Refresh Requirements by Device Density

[Table 46] LPDDR2 Refresh Requirement Parameters (per density)

Parameter		Symbol	4 Gb	Unit
Number of Banks			8	
Refresh Window Tcase ≤ 85°C		t <sub>REFW</sub>	32	ms
Required number of REFRESH commands (min)		R	8,192	
average time between REFRESH commands (for reference only) Tcase ≤ 85°C	REFab	t <sub>REFI</sub>	3.9	us
	REFpb	t <sub>REFIpb</sub>	0.4875	us
Refresh Cycle time		t <sub>RFCab</sub>	130	ns
Per Bank Refresh Cycle time		t <sub>RFCpb</sub>	60	ns
Burst Refresh Window = 4 x 8 x t <sub>RFCab</sub>		t <sub>REFBW</sub>	4.16	us

## NOTE :

1) Please refer to the addressing table "LPDDR2 SDRAM Addressing"

## 14.4 AC Timings

[Table 47] LPDDR2 AC Timing Table


Parameter	Symbol	min	max	min	t <sub>CK</sub>	LPDDR2	Unit
						1066	
Max. Frequency <sup>4)</sup>		~				533	MHz
Clock Timing							
Average Clock Period	t <sub>CK</sub> (avg)	min				1.875	ns
		max				100	
Average high pulse width	t <sub>CH</sub> (avg)	min				0.45	t <sub>CK</sub> (avg)
		max				0.55	
Average low pulse width	t <sub>CL</sub> (avg)	min				0.45	t <sub>CK</sub> (avg)
		max				0.55	
Absolute Clock Period	t <sub>CK</sub> (abs)	min		t <sub>CK</sub> (avg)min + t <sub>JIT</sub> (per),min			ps
Absolute clock HIGH pulse width (with allowed jitter)	t <sub>CH</sub> (abs), allowed	min				0.43	t <sub>CK</sub> (avg)
		max				0.57	
Absolute clock LOW pulse width (with allowed jitter)	t <sub>CL</sub> (abs), allowed	min				0.43	t <sub>CK</sub> (avg)
		max				0.57	
Clock Period Jitter (with allowed jitter)	t <sub>JIT</sub> (per), allowed	min				-90	ps
		max				90	
Maximum Clock Jitter between two consecutive clock cycles (with allowed jitter)	t <sub>JIT</sub> (cc), allowed	max				180	ps
Duty cycle Jitter (with allowed jitter)	t <sub>JIT</sub> (duty), allowed	min				min((t <sub>CH</sub> (abs),min - t <sub>CH</sub> (avg),min), (t <sub>CL</sub> (abs),min - t <sub>CL</sub> (avg),min)) * t <sub>CK</sub> (avg)	ps
		max				max((t <sub>CH</sub> (abs),max - t <sub>CH</sub> (avg),max), (t <sub>CL</sub> (abs),max - t <sub>CL</sub> (avg),max)) * t <sub>CK</sub> (avg)	ps
Cumulative error across 2 cycles	t <sub>ERR</sub> (2per), allowed	min				-132	ps
		max				132	
Cumulative error across 3 cycles	t <sub>ERR</sub> (3per), allowed	min				-157	ps
		max				157	
Cumulative error across 4 cycles	t <sub>ERR</sub> (4per), allowed	min				-175	ps
		max				175	
Cumulative error across 5 cycles	t <sub>ERR</sub> (5per), allowed	min				-188	ps
		max				188	
Cumulative error across 6 cycles	t <sub>ERR</sub> (6per), allowed	min				-200	ps
		max				200	
Cumulative error across 7 cycles	t <sub>ERR</sub> (7per), allowed	min				-209	ps
		max				209	
Cumulative error across 8 cycles	t <sub>ERR</sub> (8per), allowed	min				-217	ps
		max				217	
Cumulative error across 9 cycles	t <sub>ERR</sub> (9per), allowed	min				-224	ps
		max				224	
Cumulative error across 10 cycles	t <sub>ERR</sub> (10per), allowed	min				-231	ps
		max				231	
Cumulative error across 11 cycles	t <sub>ERR</sub> (11per), allowed	min				-237	ps
		max				237	
Cumulative error across 12 cycles	t <sub>ERR</sub> (12per), allowed	min				-242	ps
		max				242	
Cumulative error across n = 13, 14 . . . 49, 50 cycles	t <sub>ERR</sub> (nper), allowed	min				t <sub>ERR</sub> (nper),allowed, min = (1 + 0.68ln(n)) * t <sub>JIT</sub> (per), allowed, min	ps
		max				t <sub>ERR</sub> (nper),allowed, max = (1 + 0.68ln(n)) * t <sub>JIT</sub> (per), allowed, max	
ZQ Calibration Parameters							

Parameter	Symbol	min max	min t <sub>CK</sub>	LPDDR2	Unit
				1066	
Initialization Calibration Time	t <sub>ZQINIT</sub>	min		1	us
Full Calibration Time	t <sub>ZQCL</sub>	min	6	360	ns
Short Calibration Time	t <sub>ZQCS</sub>	min	6	90	ns
Calibration Reset Time	t <sub>ZQRESET</sub>	min	3	50	ns
Read Parameters <sup>11)</sup>					
DQS output access time from CK/CK#	t <sub>DQSCK</sub>	min		2500	ps
		max		5500	
DQSCK Delta Short <sup>15)</sup>	t <sub>DQSCKDS</sub>	max		330	ps
DQSCK Delta Medium <sup>16)</sup>	t <sub>DQSCKDM</sub>	max		680	ps
DQSCK Delta Long <sup>17)</sup>	t <sub>DQSCKDL</sub>	max		920	ps
DQS - DQ skew	t <sub>DQSQ</sub>	max		200	ps
Data hold skew factor	t <sub>QHS</sub>	max		230	ps
DQS Output High Pulse Width	t <sub>QSH</sub>	min		t <sub>CH(abs)</sub> - 0.05	t <sub>CK(avg)</sub>
DQS Output Low Pulse Width	t <sub>QSL</sub>	min		t <sub>CL(abs)</sub> - 0.05	t <sub>CK(avg)</sub>
Data Half Period	t <sub>QHP</sub>	min		min(t <sub>QSH</sub> , t <sub>QSL</sub> )	t <sub>CK(avg)</sub>
DQ / DQS output hold time from DQS	t <sub>QH</sub>	min		t <sub>QHP</sub> - t <sub>QHS</sub>	ps
Read preamble <sup>12), 13)</sup>	t <sub>RPRE</sub>	min		0.9	t <sub>CK(avg)</sub>
Read postamble <sup>12), 14)</sup>	t <sub>RPST</sub>	min		t <sub>CL(abs)</sub> - 0.05	t <sub>CK(avg)</sub>
DQS low-Z from clock <sup>12)</sup>	t <sub>LZ(DQS)</sub>	min		t <sub>DQSCK(MIN)</sub> - 300	ps
DQ low-Z from clock <sup>12)</sup>	t <sub>LZ(DQ)</sub>	min		t <sub>DQSCK(MIN)</sub> - (1.4 * t <sub>QHS(MAX)</sub> )	ps
DQS high-Z from clock <sup>12)</sup>	t <sub>HZ(DQS)</sub>	max		t <sub>DQSCK(MAX)</sub> - 100	ps
DQ high-Z from clock <sup>12)</sup>	t <sub>HZ(DQ)</sub>	max		t <sub>DQSCK(MAX)</sub> + (1.4 * t <sub>DQSQ(MAX)</sub> )	ps
Write Parameters <sup>11)</sup>					
DQ and DM input hold time (Vref based)	t <sub>DH</sub>	min		210	ps
DQ and DM input setup time (Vref based)	t <sub>DS</sub>	min		210	ps
DQ and DM input pulse width	t <sub>DIPW</sub>	min		0.35	t <sub>CK(avg)</sub>
Write command to 1st DQS latching transition	t <sub>DQSS</sub>	min		0.75	t <sub>CK(avg)</sub>
		max		1.25	
DQS input high-level width	t <sub>DQSH</sub>	min		0.4	t <sub>CK(avg)</sub>
DQS input low-level width	t <sub>DQSL</sub>	min		0.4	t <sub>CK(avg)</sub>
DQS falling edge to CK setup time	t <sub>DSS</sub>	min		0.2	t <sub>CK(avg)</sub>
DQS falling edge hold time from CK	t <sub>DSH</sub>	min		0.2	t <sub>CK(avg)</sub>
Write postamble	t <sub>WPST</sub>	min		0.4	t <sub>CK(avg)</sub>
Write preamble	t <sub>WPRE</sub>	min		0.35	t <sub>CK(avg)</sub>
CKE Input Parameters					
CKE min. pulse width (high and low pulse width)	t <sub>CKE</sub>	min	3	3	t <sub>CK(avg)</sub>
CKE input setup time	t <sub>ISCKE</sub> <sup>2)</sup>	min		0.25	t <sub>CK(avg)</sub>
CKE input hold time	t <sub>IHCKE</sub> <sup>3)</sup>	min		0.25	t <sub>CK(avg)</sub>
Command Address Input Parameters <sup>11)</sup>					
Address and control input setup time (Vref based)	t <sub>IS</sub> <sup>1)</sup>	min		220	ps
Address and control input hold time (Vref based)	t <sub>IH</sub> <sup>1)</sup>	min		220	ps
Address and control input pulse width	t <sub>IPW</sub>	min		0.40	t <sub>CK(avg)</sub>
Boot Parameters (10 MHz - 55 MHz) <sup>5), 7), 8)</sup>					
Clock Cycle Time	t <sub>CKb</sub>	max	-	100	ns
		min		18	

Parameter	Symbol	min max	min t <sub>CK</sub>	LPDDR2	Unit
				1066	
CKE Input Setup Time	t <sub>ISCKEb</sub>	min	-	2.5	ns
CKE Input Hold Time	t <sub>IHCKEb</sub>	min	-	2.5	ns
Address & Control Input Setup Time	t <sub>ISb</sub>	min	-	1150	ps
Address & Control Input Hold Time	t <sub>IHb</sub>	min	-	1150	ps
DQS Output Data Access Time from CK/CK#	t <sub>DQSQb</sub>	min	-	2.0	ns
		max		10.0	
Data Strobe Edge to Output Data Edge t <sub>DQSQb</sub> - 1.2	t <sub>DQSQb</sub>	max	-	1.2	ns
Data Hold Skew Factor	t <sub>QHSb</sub>	max	-	1.2	ns
Mode Register Parameters					
MODE REGISTER Write command period	t <sub>MRW</sub>	min	5	5	t <sub>CK</sub> (avg)
Mode Register Read command period	t <sub>MRR</sub>	min	2	2	t <sub>CK</sub> (avg)
LPDDR2 SDRAM Core Parameters <sup>9)</sup>					
Read Latency	RL	min	3	8	t <sub>CK</sub> (avg)
Write Latency	WL	min	1	4	t <sub>CK</sub> (avg)
ACTIVE to ACTIVE command period	t <sub>RC</sub>	min		t <sub>RAS</sub> + t <sub>RPab</sub> (with all-bank Precharge) t <sub>RAS</sub> + t <sub>RPpb</sub> (with per-bank Precharge)	ns
CKE min. pulse width during Self-Refresh (low pulse width during Self-Refresh)	t <sub>CKESR</sub>	min	3	15	ns
Self refresh exit to next valid command delay	t <sub>XSR</sub>	min	2	t <sub>RFCab</sub> + 10	ns
Exit power down to next valid command delay	t <sub>XP</sub>	min	2	7.5	ns
LPDDR2 CAS to CAS delay	t <sub>CCD</sub>	min	2	2	t <sub>CK</sub> (avg)
Internal Read to Precharge command delay	t <sub>RTP</sub>	min	2	7.5	ns
RAS to CAS Delay	t <sub>RCD</sub>	min	3	18	ns
Row Precharge Time (single bank)	t <sub>RPpb</sub>	min	3	18	ns
Row Precharge Time (all banks)	t <sub>RPab</sub> 4-bank	min	3	18	ns
Row Precharge Time (all banks)	t <sub>RPab</sub> 8-bank	min	3	21	ns
Row Active Time	t <sub>RAS</sub>	min	3	42	ns
		max	-	70	us
Write Recovery Time	t <sub>WR</sub>	min	3	15	ns
Internal Write to Read Command Delay	t <sub>WTR</sub>	min	2	7.5	ns
Active bank A to Active bank B	t <sub>RRD</sub>	min	2	10	ns
Four Bank Activate Window	t <sub>FAW</sub>	min	8	50	ns
Minimum Deep Power Down Time	t <sub>DPD</sub>	min		500	us
LPDDR2 Temperature De-Rating					
t <sub>DQSQ</sub> De-Rating	t <sub>DQSQ</sub> (Derated)	max		5620	ps
Core Timings Temperature De-Rating for SDRAM	t <sub>RCD</sub> (Derated)	min		t <sub>RCD</sub> + 1.875	ns
	t <sub>RC</sub> (Derated)	min		t <sub>RAS</sub> (derated) + t <sub>RP</sub> (derated)	ns
	t <sub>RAS</sub> (Derated)	min		t <sub>RAS</sub> + 1.875	ns
	t <sub>RP</sub> (Derated)	min		t <sub>RP</sub> + 1.875	ns
	t <sub>RRD</sub> (Derated)	min		t <sub>RRD</sub> + 1.875	ns

**NOTE :**

- 1) Input set-up/hold time for signal(CA0 ~ 9,  $\overline{CS}$ )
- 2) CKE input setup time is measured from CKE reaching high/low voltage level to CK/ $\overline{CK}$  crossing.
- 3) CKE input hold time is measured from CK/ $\overline{CK}$  crossing to CKE reaching high/low voltage level.
- 4) Frequency values are for reference only. Clock cycle time (tCK) shall be used to determine device capabilities.
- 5) To guarantee device operation before the LPDDR2 device is configured a number of AC boot timing parameters are defined in the Table 47, LPDDR2 AC Timing Table. Boot parameter symbols have the letter b appended, e.g. tCK during boot is tCKb.
- 6) Frequency values are for reference only. Clock cycle time (tCK or tCKb) shall be used to determine device capabilities.
- 7) The SDRAM will set some Mode register default values upon receiving a RESET (MRW) command as specified in 4.2 Mode Register Definition.
- 8) The output skew parameters are measured with Ron default settings into the reference load.
- 9) The min tCK column applies only when tCK is greater than 6ns for LPDDR2 devices. In this case, both min tCK values and analog timing (ns) shall be satisfied.
- 10) All AC timings assume an input slew rate of 1V/ns.
- 11) Read, Write, and Input Setup and Hold values are referenced to Vref.
- 12) For low-to-high and high-to-low transitions, the timing reference will be at the point when the signal crosses VTT. tHZ and tLZ transitions occur in the same access time (with respect to clock) as valid data transitions. These parameters are not referenced to a specific voltage level but to the time when the device output is no longer driving (for tRPST, tHZ(DQS) and tHZ(DQ) ), or begins driving (for tRPRE, tLZ(DQS), tLZ(DQ) ). Figure 15 shows a method to calculate the point when device is no longer driving tHZ(DQS) and tHZ(DQ), or begins driving tLZ(DQS), tLZ(DQ) by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent.

**Figure 15. HSUL\_12 Driver Output Reference Load for Timing and Slew Rate**

The parameters tLZ(DQS), tLZ(DQ), tHZ(DQS), and tHZ(DQ) are defined as single-ended. The timing parameters tRPRE and tRPST are determined from the differential signal DQS-DQS.

- 13) Measured from the start driving of DQS -  $\overline{DQS}$  to the start driving the first rising strobe edge.
- 14) Measured from the start driving the last falling strobe edge to the stop driving DQS -  $\overline{DQS}$ .
- 15) tDQSKDS is the absolute value of the difference between any two tDQSK measurements (within a byte lane) within a contiguous sequence of bursts within a 160ns rolling window. tDQSKDS is not tested and is guaranteed by design. Temperature drift in the system is < 10C/s. Values do not include clock jitter.
- 16) tDQSKDM is the absolute value of the difference between any two tDQSK measurements (within a byte lane) within a 1.6us rolling window. tDQSKDM is not tested and is guaranteed by design. Temperature drift in the system is < 10C/s. Values do not include clock jitter.
- 17) tDQSKDL is the absolute value of the difference between any two tDQSK measurements (within a byte lane) within a 32ms rolling window. tDQSKDL is not tested and is guaranteed by design. Temperature drift in the system is < 10C/s. Values do not include clock jitter.
- 18) Min tCK of 5 clocks is valid when the Overlay Window is disabled. Refer to Vendor datasheets for min tCK when the Overlay Window is enabled.

## 14.5 CA and $\overline{\text{CS}}$ Setup, Hold and Derating

For all input signals(CA and  $\overline{\text{CS}}$ ) the total tIS (setup time) and tIH (hold time) required is calculated by adding the data sheet tIS(base) and tIH(base) value (see Table 48) to the  $\Delta tIS$  and  $\Delta tIH$  derating value (see Table 49) respectively.

Example: tIS (total setup time) = tIS(base) +  $\Delta tIS$

Setup (tIS) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of  $V_{\text{Ref}}(\text{DC})$  and the first crossing of  $V_{\text{IH}}(\text{AC})_{\text{min}}$ . Setup (tIS) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of  $V_{\text{Ref}}(\text{DC})$  and the first crossing of  $V_{\text{IL}}(\text{AC})_{\text{max}}$ . If the actual signal is always earlier than the nominal slew rate line between shaded ' $V_{\text{Ref}}(\text{DC})$  to ac region', use nominal slew rate for derating value (see Figure 16 Illustration of nominal slew rate and tVAC for setup time tIS for CA and CS with respect to clock.). If the actual signal is later than the nominal slew rate line anywhere between shaded ' $V_{\text{Ref}}(\text{DC})$  to ac region', the slew rate of a tangent line to the actual signal from the ac level to dc level is used for derating value (see Figure 18 Illustration of tangent line for setup time tIS for CA and CS with respect to clock).

Hold (tIH) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of  $V_{\text{IL}}(\text{DC})_{\text{max}}$  and the first crossing of  $V_{\text{Ref}}(\text{DC})$ . Hold (tIH) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of  $V_{\text{IH}}(\text{DC})_{\text{min}}$  and the first crossing of  $V_{\text{Ref}}(\text{DC})$ . If the actual signal is always later than the nominal slew rate line between shaded 'dc to  $V_{\text{Ref}}(\text{DC})$  region', use nominal slew rate for derating value (see Figure 17 Illustration of nominal slew rate for hold time tIH for CA and CS with respect to clock). If the actual signal is earlier than the nominal slew rate line anywhere between shaded 'dc to  $V_{\text{Ref}}(\text{DC})$  region', the slew rate of a tangent line to the actual signal from the dc level to  $V_{\text{Ref}}(\text{DC})$  level is used for derating value (see Figure 19 Illustration of tangent line for hold time tIH for CA and CS with respect to clock).

For a valid transition the input signal has to remain above/below  $V_{\text{IH/IL}}(\text{AC})$  for some time  $t_{\text{VAC}}$  (see Table 50).

Although for slow slew rates the total setup time might be negative (i.e. a valid input signal will not have reached  $V_{\text{IH/IL}}(\text{AC})$  at the time of the rising clock transition) a valid input signal is still required to complete the transition and reach  $V_{\text{IH/IL}}(\text{AC})$ .

For slew rates in between the values listed in Table 49, the derating values may obtained by linear interpolation.

These values are typically not subject to production test. They are verified by design and characterization.

[Table 48] CA and  $\overline{\text{CS}}$  Setup and Hold Base-Values for 1V/ns

unit [ps]	LPDDR2	reference
	1066	
tIS(base)	0	$V_{\text{IH/L}}(\text{ac}) = V_{\text{REF}}(\text{dc}) \pm 220\text{mV}$
tIH(base)	90	$V_{\text{IH/L}}(\text{dc}) = V_{\text{REF}}(\text{dc}) \pm 130\text{mV}$

**NOTE :**

1) ac/dc referenced for 1V/ns CA and  $\overline{\text{CS}}$  slew rate and 2V/ns differential CK- $\overline{\text{CK}}$  slew rate.

[Table 49] Derating values LPDDR2 tIS/tIH - ac/dc based AC220


$\Delta t_{IS}$ , $\Delta t_{IH}$ derating in [ps] AC/DC based AC220 Threshold $\rightarrow V_{IH}(AC)=V_{Ref}(DC)+220mV$ , $V_{IL}(AC)=V_{Ref}(DC)-220mV$ DC100 Threshold $\rightarrow V_{IH}(DC)=V_{Ref}(DC)+130mV$ , $V_{IL}(DC)=V_{Ref}(DC)-130mV$																	
		CK, $\overline{CK}$ Differential Slew Rate															
		4.0 V/ns		3.0 V/ns		2.0 V/ns		1.8 V/ns		1.6 V/ns		1.4 V/ns		1.2 V/ns		1.0 V/ns	
		$\Delta t_{IS}$	$\Delta t_{IH}$	$\Delta t_{IS}$	$\Delta t_{IH}$	$\Delta t_{IS}$	$\Delta t_{IH}$	$\Delta t_{IS}$	$\Delta t_{IH}$	$\Delta t_{IS}$	$\Delta t_{IH}$	$\Delta t_{IS}$	$\Delta t_{IH}$	$\Delta t_{IS}$	$\Delta t_{IH}$	$\Delta t_{IS}$	$\Delta t_{IH}$
CA, $\overline{CS}$ Slew rate V/ns	2.0	110	65	110	65	110	65										
	1.5	74	43	73	43	73	43	89	59								
	1.0	0	0	0	0	0	0	16	16	32	32						
	0.9			-3	-5	-3	-5	13	11	29	27	45	43				
	0.8					-8	-13	8	3	24	19	40	35	56	55		
	0.7							2	-6	18	10	34	26	50	46	66	78
	0.6									10	-3	26	13	42	33	58	65
	0.5											4	-4	20	16	36	48
	0.4													-7	2	17	34

## NOTE :

1) Cell contents shaded in red are defined as 'not supported'.

[Table 50] Required time  $t_{VAC}$  above  $V_{IH}(AC)$  {below  $V_{IL}(AC)$ } for valid transition


Slew Rate [V/ns]	$t_{VAC}$ @ 220mV [ps]	
	min	max
> 2.0	175	-
2.0	170	-
1.5	167	-
1.0	163	-
0.9	162	-
0.8	161	-
0.7	159	-
0.6	155	-
0.5	150	-
< 0.5	150	-



$$\text{Setup Slew Rate Falling Signal} = \frac{V_{\text{Ref}}(\text{DC}) - V_{\text{IL}}(\text{AC})_{\text{max}}}{\Delta T_{\text{F}}} \quad \text{Setup Slew Rate Rising Signal} = \frac{V_{\text{IH}}(\text{AC})_{\text{min}} - V_{\text{Ref}}(\text{DC})}{\Delta T_{\text{R}}}$$


**Figure 16. Illustration of nominal slew rate and  $t_{VAC}$  for setup time  $t_{IS}$  for CA and  $\overline{CS}$  with respect to clock.**






$$\text{Hold Slew Rate Rising Signal} = \frac{V_{Ref}(DC) - V_{IL}(DC) \max}{\Delta TR} \quad \text{Hold Slew Rate Falling Signal} = \frac{V_{IH}(DC) \min - V_{Ref}(DC)}{\Delta TF}$$

Figure 17. Illustration of nominal slew rate for hold time  $t_{IH}$  for CA and  $\overline{CS}$  with respect to clock

Figure 18. Illustration of tangent line for setup time  $t_{IS}$  for CA and  $\overline{CS}$  with respect to clock

Figure 19. Illustration of tangent line for hold time  $t_{\text{H}}$  for CA and  $\overline{\text{CS}}$  with respect to clock

## 14.6 Data Setup, Hold and Slew Rate Derating

For all input signals(DQ, DM) the total tDS (setup time) and tDH (hold time) required is calculated by adding the data sheet tDS(base) and tDH(base) value (see Table 51) to the  $\Delta t_{DS}$  and  $\Delta t_{DH}$  (see Table 52) derating value respectively. Example: tDS (total setup time) = tDS(base) +  $\Delta t_{DS}$ .

Setup (tDS) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of  $V_{Ref}(DC)$  and the first crossing of  $V_{IH}(AC)_{min}$ . Setup (tDS) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of  $V_{Ref}(DC)$  and the first crossing of  $V_{IL}(AC)_{max}$  (see Figure 20 Illustration of nominal slew rate and tVAC for setup time tDS for DQ with respect to strobe). If the actual signal is always earlier than the nominal slew rate line between shaded ' $V_{Ref}(DC)$  to ac region', use nominal slew rate for derating value. If the actual signal is later than the nominal slew rate line anywhere between shaded ' $V_{Ref}(DC)$  to ac region', the slew rate of a tangent line to the actual signal from the ac level to dc level is used for derating value (see Figure 22 Illustration of tangent line for setup time tDS for DQ with respect to strobe).

Hold (tDH) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of  $V_{IL}(DC)_{max}$  and the first crossing of  $V_{Ref}(DC)$ . Hold (tDH) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of  $V_{IH}(DC)_{min}$  and the first crossing of  $V_{Ref}(DC)$  (see Figure 21 Illustration of nominal slew rate for hold time tDH for DQ with respect to strobe). If the actual signal is always later than the nominal slew rate line between shaded 'dc level to  $V_{Ref}(DC)$  region', use nominal slew rate for derating value. If the actual signal is earlier than the nominal slew rate line anywhere between shaded 'dc to  $V_{Ref}(DC)$  region', the slew rate of a tangent line to the actual signal from the dc level to  $V_{Ref}(DC)$  level is used for derating value (see Figure 23 Illustration of tangent line for hold time tDH for DQ with respect to strobe).

For a valid transition the input signal has to remain above/below  $V_{IH/IL}(AC)$  for some time  $t_{VAC}$  (see Table 53).

Although for slow slew rates the total setup time might be negative (i.e. a valid input signal will not have reached  $V_{IH/IL}(AC)$  at the time of the rising clock transition) a valid input signal is still required to complete the transition and reach  $V_{IH/IL}(AC)$ .

For slew rates in between the values listed in the tables the derating values may obtained by linear interpolation.

These values are typically not subject to production test. They are verified by design and characterization

[Table 51] Data Setup and Hold Base-Values

[ps]	LPDDR2	reference
	1066	
tDS(base)	-10	$V_{IH/L}(ac)=V_{REF}(dc)+/-220mV$
tDH(base)	80	$V_{IH/L}(dc)=V_{REF}(dc)+/-130mV$

**NOTE :**

1) ac/dc referenced for 1V/ns DQ, DM slew rate and 2V/ns differential DQS- $\overline{DQS}$  slew rate.

[Table 52] Derating values LPDDR2 tDS/tDH - ac/dc based AC220


$\Delta t_{DS}, \Delta t_{DH}$ derating in [ps] AC/DC based <sup>1)</sup> AC220 Threshold $\rightarrow V_{IH}(AC) = V_{Ref}(DC) + 220mV, V_{IL}(AC) = V_{Ref}(DC) - 220mV$ DC130 Threshold $\rightarrow V_{IH}(DC) = V_{Ref}(DC) + 130mV, V_{IL}(DC) = V_{Ref}(DC) - 130mV$																	
		DQS, $\overline{DQS}$ Differential Slew Rate															
		4.0 V/ns		3.0 V/ns		2.0 V/ns		1.8 V/ns		1.6 V/ns		1.4 V/ns		1.2 V/ns		1.0 V/ns	
		$\Delta t_{DS}$	$\Delta t_{DH}$	$\Delta t_{DS}$	$\Delta t_{DH}$	$\Delta t_{DS}$	$\Delta t_{DH}$	$\Delta t_{DS}$	$\Delta t_{DH}$	$\Delta t_{DS}$	$\Delta t_{DH}$	$\Delta t_{DS}$	$\Delta t_{DH}$	$\Delta t_{DS}$	$\Delta t_{DH}$	$\Delta t_{DS}$	$\Delta t_{DH}$
DQ, DM Slew rate V/ns	2.0	110	65	110	65	110	65	-	-	-	-	-	-	-	-	-	-
	1.5	74	43	73	43	73	43	89	59	-	-	-	-	-	-	-	-
	1.0	0	0	0	0	0	0	16	16	32	32	-	-	-	-	-	-
	0.9	-	-	-3	-5	-3	-5	13	11	29	27	45	43	-	-	-	-
	0.8	-	-	-	-	-8	-13	8	3	24	19	40	35	56	55	-	-
	0.7	-	-	-	-	-	-	2	-6	18	10	34	26	50	46	66	78
	0.6	-	-	-	-	-	-	-	-	10	-3	26	13	42	33	58	65
	0.5	-	-	-	-	-	-	-	-	-	-	4	-4	20	16	36	48
	0.4	-	-	-	-	-	-	-	-	-	-	-	-	-7	2	17	34

NOTE :

1) Cell contents shaded in red are defined as 'not supported'.


[Table 53] Required time  $t_{VAC}$  above  $V_{IH}(AC)$  {below  $V_{IL}(AC)$ } for valid transition

Slew Rate [V/ns]	$t_{VAC}$ @ 220mV [ps]	
	min	max
> 2.0	175	-
2.0	170	-
1.5	167	-
1.0	163	-
0.9	162	-
0.8	161	-
0.7	159	-
0.6	155	-
0.5	150	-
< 0.5	150	-




$$\text{Setup Slew Rate Falling Signal} = \frac{V_{\text{Ref}}(\text{DC}) - V_{\text{IL}}(\text{AC})\text{max}}{\Delta\text{TF}} \quad \text{Setup Slew Rate Rising Signal} = \frac{V_{\text{IH}}(\text{AC})\text{min} - V_{\text{Ref}}(\text{DC})}{\Delta\text{TR}}$$

Figure 20. Illustration of nominal slew rate and  $t_{\text{VAC}}$  for setup time  $t_{\text{DS}}$  for DQ with respect to strobe




$$\text{Hold Slew Rate Rising Signal} = \frac{V_{Ref}(DC) - V_{IL}(DC) \max}{\Delta TR} \quad \text{Hold Slew Rate Falling Signal} = \frac{V_{IH}(DC) \min - V_{Ref}(DC)}{\Delta TF}$$

Figure 21. Illustration of nominal slew rate for hold time  $t_{DH}$  for DQ with respect to strobe

Figure 22. Illustration of tangent line for setup time  $t_{DS}$  for DQ with respect to strobe



Figure 23. Illustration of tangent line for hold time  $t_{\text{DH}}$  for DQ with respect to strobe