

BUFG

Primitive: Global Clock Buffer

Introduction

This design element is a high-fanout buffer that connects signals to the global routing resources for low skew distribution of the signal. BUFGs are typically used on clock nets as well other high fanout nets like sets/resets and clock enables.

Port Descriptions

Port	Туре	Width	Function
Ι	Input	1	Clock buffer input
0	Output	1	Clock buffer output

Design Entry Method

Instantiation	Yes	
Inference	Recommended	
CORE Generator™ and wizards	No	
Macro support	No	

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration.



Verilog Instantiation Template

For More Information

- See the Spartan-3 Generation FPGA User Guide.
- See the *Spartan-3 FPGA Family Data Sheet*.