32-bit ARMTM CortexTM-M3 based Microcontroller



MB9BF616S/T, MB9BF617S/T, MB9BF618S/T

■ DESCRIPTION

The MB9B610T Series are highly integrated 32-bit microcontrollers dedicated for embedded controllers with high-performance and competitive cost.

These series are based on the ARM Cortex-M3 Processor with on-chip Flash memory and SRAM, and has peripheral functions such as Motor Control Timers, ADCs and Communication Interfaces (USB, UART, CSIO, 1²C, LIN, Ethernet-MAC).

The products which are described in this data sheet are placed into TYPE2 product categories in "FM3 Family PERIPHERAL MANUAL".

Note: ARM and Cortex are the trademarks of ARM Limited in the EU and other countries.





■ FEATURES

- 32-bit ARM Cortex-M3 Core
 - · Processor version: r2p1
 - · Up to 144MHz Frequency Operation
 - · Memory Protection Unit (MPU): improves the reliability of an embedded system
 - Integrated Nested Vectored Interrupt Controller (NVIC): 1 NMI (non-maskable interrupt) and 48 peripheral interrupts and 16 priority levels
 - · 24-bit System timer (Sys Tick): System timer for OS task management

On-chip Memories

[Flash memory]

- · Up to 1 Mbyte
- Built-in Flash Accelerator System with 16Kbyte trace buffer memory
 The read access to Flash memory can be achieved without wait cycle up to operation frequency of
 72MHz. Even at the operation frequency more than 72MHz, an equivalent access to Flash memory can
 be obtained by Flash Accelerator System.
- · Security function for code protection

[SRAM]

This Series contain a total of up to 128Kbyte on-chip SRAM memories. This is composed of two independent SRAM (SRAM0, SRAM1). SRAM0 is connected to I-code bus or D-code bus of Cortex-M3 core. SRAM1 is connected to System bus.

- SRAM0 : Up to 64KbyteSRAM1 : Up to 64Kbyte
- External Bus Interface
 - · Supports SRAM, NOR and NAND Flash device
 - · Up to 8 chip selects
 - · 8/16-bit Data width
 - Up to 25-bit Address bit
 - · Supports Address/Data multiplex
 - · Supports external RDY input

USB Interface (Max 2channels)

USB interface is composed of Function and Host.

[USB function]

- · USB2.0 Full-Speed supported
- · Max 6 EndPoint supported
 - EndPoint 0 is control transfer
 - · EndPoint 1, 2 can be selected Bulk-transfer, Interrupt-transfer or Isochronous-transfer
 - · EndPoint 3 5 can be selected Bulk-transfer or Interrupt-transfer
- EndPoint 1 5 is comprised Double Buffer

[USB host]

- · USB2.0 Full/Low speed supported
- · Bulk-transfer, interrupt-transfer and Isochronous-transfer support
- USB Device connected/dis-connected automatically detect
- IN/OUT token handshake packet automatically
- · Max 256-byte packet-length supported
- Wake-up function supported

• Ethernet - MAC (Max 2channels)

- · Compliant with IEEE802.3 specification
- · 10Mbps / 100 Mbps data transfer rates supported
- · MII/RMII for external PHY device supported.
 - · MII: Max 1channel
 - · RMII: Max 2hannels
- · Full-Duplex and Half-Duplex mode supported.
- · Wake-ON-LAN supported
- Built-in dedicated descriptor-system DMAC
- · Built-in 2Kbyte Transmit FIFO and 2Kbyte Receive FIFO.
- · Compliant IEEE1558-2008 (PTP)

Multi-function Serial Interface (Max 8channels)

- · 4 channels with 16steps×9-bit FIFO (ch.4 to ch.7), 4 channels without FIFO (ch.0 to ch.3)
- · Operation mode is selectable from the followings for each channel.
 - · UART
 - · CSIO
 - · LIN
 - · I²C

[UART]

- · Full-duplex double buffer
- · Selection with or without parity supported
- · Built-in dedicated baud rate generator
- · External clock available as a serial clock
- · Hardware Flow control: Automatically control the transmission by CTS/RTS (only ch.4)
- · Various error detect functions available (parity errors, framing errors, and overrun errors)

[CSIO]

- · Full-duplex double buffer
- · Built-in dedicated baud rate generator
- · Overrun error detect function available

[LIN]

- · LIN protocol Rev.2.1 supported
- · Full-duplex double buffer
- · Master/Slave mode supported
- · LIN break field generate (can be changed 13 to 16-bit length)
- · LIN break delimiter generate (can be changed 1 to 4-bit length)
- · Various error detect functions available (parity errors, framing errors, and overrun errors)

[I²C]

Standard mode (Max 100kbps) / High-speed mode (Max 400kbps) supported

DMA Controller (8channels)

DMA Controller has an independent bus for CPU, so CPU and DMA Controller can process simultaneously.

- · 8 independently configured and operated channels
- · Transfer can be started by software or request from the built-in peripherals
- Transfer address area: 32-bit (4Gbyte)
- · Transfer mode: Block transfer/Burst transfer/Demand transfer
- · Transfer data type: byte/half-word/word
- · Transfer block count: 1 to 16
- · Number of transfers: 1 to 65536

A/D Converter (Max 32channels)

[12-bit A/D Converter]

- · Successive Approximation Register type
- · Built-in 3units
- · Conversion time: 1.0µs@5V
- · Priority conversion available (priority at 2levels)
- · Scanning conversion mode
- Built-in FIFO for conversion data storage (for SCAN conversion: 16steps, for Priority conversion: 4steps)

Base Timer (Max 16channels)

Operation mode is selectable from the followings for each channel.

- · 16-bit PWM timer
- · 16-bit PPG timer
- · 16/32-bit reload timer
- · 16/32-bit PWC timer

General Purpose I/O Port

This series can use its pins as I/O ports when they are not used for external bus or peripherals. Moreover, the port relocate function is built in. It can set which I/O port the peripheral function can be allocated.

- · Capable of pull-up control per pin
- · Capable of reading pin level directly
- Built-in the port relocate function
- · Up 154 fast I/O Ports@176pin Package
- · Some pin is 5V tolerant I/O.

Multi-function Timer (Max 3units)

The Multi-function timer is composed of the following blocks.

- 16-bit free-run timer × 3ch./unit
- Input capture × 4ch./unit
- Output compare × 6ch./unit
- A/D activating compare × 3ch./unit
- · Waveform generator × 3ch./unit
- 16-bit PPG timer × 3ch./unit

The following function can be used to achieve the motor control.

- · PWM signal output function
- · DC chopper waveform output function
- Dead time function
- · Input capture function
- · A/D convertor activate function
- · DTIF (Motor emergency stop) interrupt function

Quadrature Position/Revolution Counter (QPRC) (Max 3channels)

The Quadrature Position/Revolution Counter (QPRC) is used to measure the position of the position encoder. Moreover, it is possible to use up/down counter.

- The detection edge of the three external event input pins AIN, BIN and ZIN is configurable.
- · 16-bit position counter
- · 16-bit revolution counter
- · Two 16-bit compare registers

• Dual Timer (32/16-bit Down Counter)

The Dual Timer consists of two programmable 32/16-bit down counters. Operation mode is selectable from the followings for each channel.

- · Free-running
- Periodic (=Reload)
- · One-shot

Watch Counter

The Watch counter is used for wake up from power saving mode.

Interval timer: up to 64s (Max)@ Sub Clock: 32.768kHz

External Interrupt Controller Unit

- · Up to 32 external interrupt input pin
- · Include one non-maskable interrupt(NMI)

Watch dog Timer (2channels)

A watchdog timer can generate interrupts or a reset when a time-out value is reached.

This series consists of two different watchdogs, a "Hardware" watchdog and a "Software" watchdog.

"Hardware" watchdog timer is clocked by low speed internal CR oscillator. Therefore, "Hardware" watchdog is active in any power saving mode except STOP.

• CRC (Cyclic Redundancy Check) Accelerator

The CRC accelerator helps a verify data transmission or storage integrity.

CCITT CRC16 and IEEE-802.3 CRC32 are supported.

- · CCITT CRC16 Generator Polynomial: 0x1021
- · IEEE-802.3 CRC32 Generator Polynomial: 0x04C11DB7

Clock and Reset

[Clocks]

Five clock sources (2 external oscillators, 2 internal CR oscillator, and Main PLL) that are dynamically selectable.

Main Clock
Sub Clock
High-speed internal CR Clock
Low-speed internal CR Clock
100kHz

· Main PLL Clock

[Resets]

- · Reset requests from INITX pin
- · Power on reset
- · Software reset
- · Watchdog timers reset
- · Low voltage detector reset
- · Clock supervisor reset

Clock Super Visor (CSV)

Clocks generated by internal CR oscillators are used to supervise abnormality of the external clocks.

- External OSC clock failure (clock stop) is detected, reset is asserted.
- External OSC frequency anomaly is detected, interrupt or reset is asserted.

Low-Voltage Detector (LVD)

This Series include 2-stage monitoring of voltage on the VCC pins. When the voltage falls below the voltage has been set, Low-Voltage Detector generates an interrupt or reset.

- · LVD1: error reporting via interrupt
- · LVD2: auto-reset operation

Low-power Mode

Three power saving modes supported.

- · SLEEP
- · TIMER
- · STOP

Debug

- · Serial Wire JTAG Debug Port (SWJ-DP)
- · Embedded Trace Macrocells (ETM) provide comprehensive debug and trace facilities.

Power Supply

Four Power Supplies

- Wide range voltage VCC = 2.7V to 5.5V
- USBVCC0 = 3.0V to 3.6V: for USB ch.0 I/O voltage, when USB ch.0 is used.
 - = 2.7V to 5.5V: when GPIO is used.
- USBVCC1 = 3.0V to 3.6V: for USB ch.1 I/O voltage, when USB ch.1 is used.
 - = 2.7V to 5.5V: when GPIO is used.
- ETHVCC = 3.0V to 5.5V: for Ethernet I/O voltage, when Ethernet is used.
 - = 2.7V to 5.5V: when GPIO is used.

■ PRODUCT LINEUP

Memory size

Product name	MB9BF616S/T	MB9BF617S/T	MB9BF618S/T
On-chip Flash	512Kbyte	768Kbyte	1Mbyte
On-chip RAM	64Kbyte	96Kbyte	128Kbyte

Function

- 1 411	Otioni							
Product name		ame	MB9BF616S MB9BF617S MB9BF618S	MB9BF616T MB9BF617T MB9BF618T				
Pin count			144	176/192				
	1111			ex-M3				
CPU	Freq.			-MHz				
1 req.				7V to 5.5V				
				3.0V to 3.6V)				
Power	supply voltage	range		3.0V to 3.6V)				
			`	3.0V to 5.5V)				
USB2.0	0 (Function/He	ost)		(Max)				
	et-MAC			ch. / RMII: 2ch.(Max)				
DMAC				ch.				
			Addr: 19-bit (Max)	Addr: 25-bit (Max)				
			R/W data: 8/16-bit (Max)	R/W data: 8/16-bit (Max)				
Externa	al Bus Interfac	e	CS: 8 (Max)	CS:8 (Max)				
			Support: SRAM,	Support: SRAM,				
			NOR & NAND Flash	NOR & NAND Flash				
Multi-f	unction Serial	Interface		(Max)				
	C/CSIO/LIN/I ²		ch.4 to ch.7: FIFO (16steps × 9-bit), ch.0 to ch.3: No FIFO					
Base T	imer		16.1.01(-)					
(PWC/	Reload timer/l	PWM/PPG)	16Cn	16ch.(Max)				
	A/D activation compare	3ch.						
	Input capture	4ch.						
MF- Timer	Free-run timer	3ch.	3 unit	s (Max)				
	Output compare	6ch.						
	Waveform	3ch.						
	generator							
ODDC	PPG	3ch.		(M.)				
QPRC	•			(Max)				
Dual T				unit				
	Counter			unit				
	ccelerator			Yes (IW)				
	log timer			+ 1ch. (HW)				
External Interrupts				$(x)+NMI\times 1$				
I/O por			122pins (Max)	154pins (Max)				
	A/D converter	isor)	24ch. (3 units)	Yes 32ch. (3 units)				
CSV (Clock Super Visor)								
LVD (Low-Voltage Detector) Built-in High-speed			2ch.					
Built-ir			4MHz (± 2%)					
CR	Low-sp	eea	100kHz (Typ)					
	Function		SWJ-DP/ETM ction in each product cannot be allocated by limiting the pins of package.					

Note: All signals of the peripheral function in each product cannot be allocated by limiting the pins of package. It is necessary to use the port relocate function of the General I/O port according to your function use.

■ PACKAGES


Product name Package	MB9BF616S MB9BF617S MB9BF618S	MB9BF616T MB9BF617T MB9BF618T
LQFP: FPT-144P-M08 (0.5mm pitch)	0	-
LQFP: FPT-176P-M07 (0.5mm pitch)	-	O
BGA: BGA-192P-M06 (0.8mm pitch)	-	O

O : Supported

Note: See "■PACKAGE DIMENSIONS" for detailed information on each package.

■ PIN ASSIGNMENT

• FPT-176P-M07




<Note>

The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.

TIOA09_0, TIOA09_1, and TIOA09_2 cannot be used as the external startup trigger input (TGIN signal) at I/O mode 1 (timer full mode) of the Base Timer. See "●Base Timer" in "■HANDLING DEVICES" for details.

• FPT-144P-M08




<Note>

The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.

TIOA09_0 and TIOA09_2 cannot be used as the external startup trigger input (TGIN signal) at I/O mode 1 (timer full mode) of the Base Timer. See "●Base Timer" in "■HANDLING DEVICES" for details.

• BGA-192P-M06



<Note>

The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.

TIOA09_0, TIOA09_1, and TIOA09_2 cannot be used as the external startup trigger input (TGIN signal) at I/O mode 1 (timer full mode) of the Base Timer. See "●Base Timer" in "■HANDLING DEVICES" for details.

■ LIST OF PIN FUNCTIONS

The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.

	Pin No		D's Norse	I/O circuit	Pin state
LQFP-176	LQFP-144	BGA-192	Pin Name	type	type
1	1	C1	VCC	-	-
			PA0		
2	2	B2	RTO20_0	G	I
2	2	BZ	TIOA08_0		1
			FRCK1_0		
			PA1		
3	3	C2	RTO21_0	G	I
3	3	C2	TIOA09_0		1
			IC10_0		
			PA2		
4	4	C3	RTO22_0	G	I
4	4		TIOA10_0		1
			IC11_0		<u> </u>
			PA3		I
5	5	D5	RTO23_0	G	
3		D3	TIOA11_0		
			IC12_0		
		6 D2	PA4	G	Н
			RTO24_0		
6	6		TIOA12_0		
			IC13_0		
			INT03_0		
			PA5		Н
7	7	D1	RTO25_0	G	
,	,	Di	TIOA13_0		11
			INT10_2		
			P05		
			TRACED0		
8	8	D3	TIOA05_2	Е	F
			SIN4_2		
			INT00_1		
			P06		
			TRACED1	E	F
9	9	D4	TIOB05_2		
			SOT4_2		
			INT01_1	7	

	Pin No		Pin Name	I/O circuit	Pin state
LQFP-176	LQFP-144	BGA-192		type	type
			P07	-	
10	10	E2	TRACED2	Е	G
			ADTG_0	_	
			SCK4_2		
			P08		
11	11	E3	TRACED3	Е	G
11	11	23	TIOA00_2		J
			CTS4_2		
			P09		
			TRACECLK		
12	12	E4	TIOB00_2	Е	G
			RTS4_2		
			DTTI2X_0		
			P50		Н
		13 E5	INT00_0	Е	
			AINO_2		
13	13		SIN3_1		
			RTO10_0		
			IC20_0		
			MOEX_0		
			P51		
			INT01_0		
			BINO_2		
14	14	F1	SOT3_1	Е	Н
			RTO11_0		
			IC21_0		
			MWEX_0	-	
			P52		
			INT02_0	1	
			ZIN0_2	E	
15	15	F2	SCK3_1		Н
		_	RTO12_0		-
			IC22_0		
			MDQM0_0		
			MDQMo_0	<u> </u>	

	Pin No		Pin Name	I/O circuit	Pin state
LQFP-176	LQFP-144	BGA-192		type	type
			P53		
			SIN6_0		
			TIOA01_2		
16	16	F3	INT07_2	Е	Н
			RTO13_0		
			IC23_0		
			MDQM1_0		
			P54		
			SOT6_0		
17	17	F4	TIOB01_2	Е	I
			RTO14_0		
			MALE_0	7	
			P55		
			SCK6_0		l
18	18	F5	ADTG_1	Е	I
			RTO15_0		
			MRDY_0		
		F6 -	P56		Н
			SIN1_0	E	
			INT08_2		
19	19		TIOA09_2		
			DTTI1X_0		
			MNALE_0		
			 P57		
			SOT1_0	1	
20	20	G2	TIOB09_2	E	Н
			INT16_1		
			MNCLE_0	1	
			P58		
			SCK1_0		
21	21	G3	TIOA11_2	E	Н
21			INT17_1	-	
			MNWEX_0	_	
			P59		
			SIN7_0	- - E	Н
22	22	G4	TIOB11_2		
22	22		INT09_2		
			MNREX_0		

P5A SOT7_0 P5A SOT7_0 P5B SCK7_0		Pin No		Pin name	I/O circuit	Pin state
SOTT_0	LQFP-176	LQFP-144	BGA-192		type	type
23						
INT18_1 MCSX0_0 PSB SCK7_0 INT19_1 MCSX1_0 PSC INT19_1 MCSX1_0 PSC TIOA06_2 INT28_0 IC20_1 PSD TIOB06_2 INT29_0 DTT12X_1 PSO DTT12X_1 PSO DTT12X_1 PSO PSO DTT12X_1 PSO PSO PSO PSO PSO DTT12X_1 PSO PSO				SOT7_0		
MCSXO_0 P5B SCK7_0	23	23	G5		E	Н
P5B SCK7_0 E				INT18_1		
SCK7_0 H				MCSX0_0		
24				P5B		
INT19_I MCSX1_0 P5C P5C TIOA06_2 INT28_0 IC20_I P5D P5D TIOB06_2 INT29_0 DTI12X_I P30 27 25 J1 VSS P30 AIN0_0 TIOB00_1 INT03_2 P31 BIN0_0 TIOB01_1 E H P30 P30 P31 BIN0_0 TIOB01_1 E H P30 P31 P31 BIN0_0 TIOB01_1 E H P30 P30 P31 BIN0_0 TIOB01_1 E H SCK6_1 INT04_2 P32 ZIN0_0 TIOB02_1 E H P33 INT04_0 P33 INT04_0 INT04_0 TIOB03_1 E H				SCK7_0		
MCSX1_0 P5C TIOA06_2 E	24	24	G6	TIOB13_1	E	Н
P5C				INT19_1		
TIOA06_2				MCSX1_0		
Tion Final Final				P5C		
18128_0 1C20_1 1C20_1	25		111	TIOA06_2		11
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	23	-	пі	INT28_0	E	н
TIOB06_2				IC20_1	7	
Time Figure Fig				P5D		п
INT29_0 DTT12X_1	26		110	TIOB06_2		
27	20	-	H2	INT29_0	- E	н
P30				DTTI2X_1		
28 - H3 AIN0_0 TIOB00_1 INT03_2 P31 BIN0_0 TIOB01_1 E H SCK6_1 INT04_2 P32 ZIN0_0 TIOB02_1 E H SOT6_1 INT05_2 P33 INT04_0 TIOB03_1 E H	27	25	J1	VSS	-	-
TIOB00_1				P30	_ E	Н
29 - H4	20		112	AIN0_0		
P31	28	-	- Н3	TIOB00_1		
BIN0_0 E				INT03_2		
29 - H4 TIOB01_1 E H SCK6_1 INT04_2 P32 ZIN0_0 TIOB02_1 E H SOT6_1 INT05_2 P33 INT04_0 TIOB03_1 E H SIN6_1				P31		
SCK6_1 INT04_2				BIN0_0		
INT04_2 P32 ZIN0_0 E	29	-	H4	TIOB01_1	E	Н
P32 ZIN0_0 E				SCK6_1		
SIN6_1 H6 SIN6_1 E H				INT04_2		
30 - H5 TIOB02_1 E H SOT6_1 INT05_2 P33 INT04_0 TIOB03_1 E H SIN6_1				P32		
30 - H5 TIOB02_1 E H SOT6_1 INT05_2 P33 INT04_0 TIOB03_1 E H SIN6_1				ZIN0_0	1	
INT05_2 P33 INT04_0 TIOB03_1 E H SIN6_1	30	-	H5	TIOB02_1	E	Н
INT05_2 P33 INT04_0 TIOB03_1 E H SIN6_1				SOT6_1	1	
P33 INT04_0 TIOB03_1 E H6 SIN6_1						
31 - H6 <u>INT04_0</u> TIOB03_1 E H SIN6_1						
31 - H6 TIOB03_1 E H SIN6_1					E	Н
SIN6_1	31	-	Н6			
ADTG 6				ADTG_6	7	

	Pin No		Pin name	I/O circuit	Pin state
LQFP-176	LQFP-144	BGA-192		type	type
			P34		
32	-	J5	FRCK0_0	Е	I
			TIOB04_1		
			P35		
33	_	J4	IC03_0	E	Н
		0.	TIOB05_1		
			INT08_1		
			P36		
			IC02_0		
34	26	Ј3	SIN5_2	Е	Н
	20	0.5	INT09_1		
			TIOA12_2		
			MCSX2_0		
			P37		Н
		J2	IC01_0		
35	27		SOT5_2	E	
33	21		INT10_1		
			TIOB12_2		
			MCSX3_0		
			P38		Н
			IC00_0		
36	28	K 1	SCK5_2	Е	
			INT11_1		
			MCLKOUT_0		
			P39		
37	29	K2	DTTI0X_0	E	I
			ADTG_2		
			P3A		
38	30	К3	RTO00_0	G	I
			TIOA00_1		
			P3B		
39	31	K4	RTO01_0	G	I
			TIOA01_1		
			P3C	G	I
40	32	L1	RTO02_0		
			TIOA02_1		

	Pin No		Pin name	I/O circuit	Pin state
LQFP-176	LQFP-144	BGA-192		type	type
		<u> </u>	P3D		
41	33	L2	RTO03_0	G	I
			TIOA03_1		
			P3E		
42	34	L3	RTO04_0	G	I
			TIOA04_1		
			P3F		
43	35	M2	RTO05_0	G	I
			TIOA05_1		
44	36	M1	VSS	-	≣
45	37	N1	VCC		=
			P40		
46	38	N2	TIOA00_0	G	Н
40	36	INZ	RTO10_1		п
			INT12_1		
			P41		
47	20	N3	TIOA01_0		Н
47	39		RTO11_1	G	
			INT13_1		
			P42		I
48	40	M3	TIOA02_0	G	
			RTO12_1		
			P43	G	I
4.0			TIOA03_0		
49	41	L4 -	RTO13_1		
		Ī	ADTG_7		
			P44	G	I
50	42	M4	TIOA04_0		
			RTO14_1		
			P45		
51	43	N4	TIOA05_0	G	I
			RTO15_1	\dashv	
52	44	P2	C		-
53	45	P3	VSS		-
54	46	P4	VCC		
			P46		
55	47	P5 -	X0A	D	M
			P47		
56	48	P6 -	X1A	D	N
57	49	N5	INITX	В	С
<u> </u>			P48		
			DTTI1X_1		
58	50	M5	INT14_1	E	Н
			SIN3_2	_	
	J		SH13_2		

1.055.450	Pin No	504.400	Pin name	I/O circuit	Pin state
LQFP-176	LQFP-144	BGA-192		type	type
			P49 TIOB00_0		
59	51	L5		E	I
39	31	LS	IC10_1	- E	1
			AIN0_1		
			SOT3_2		
			P4A		
			TIOB01_0		
60	52	K5	IC11_1	E	I
			BIN0_1		
			SCK3_2		
			MADATA00_0		
			P4B		
			TIOB02_0	_	_
61	53	N6	IC12_1	E	I
			ZIN0_1		
			MADATA01_0		
		_	P4C		I
			TIOB03_0	E	
62	54	M6	IC13_1		
		-	SCK7_1		
			AIN1_2	=	
			MADATA02_0		
			P4D		I
			TIOB04_0		
63	55	L6	FRCK1_1	E	
03	33	Lo	SOT7_1		
			BIN1_2		
			MADATA03_0		
			P4E		
			TIOB05_0		
64	56	K6	INT06_2	E	п
04	56	K0	SIN7_1	E	Н
			ZIN1_2		
			MADATA04_0		
			P70		
65	57	J6	TIOA04_2	E	I
			MADATA05_0		
			P71		
	.	N8 -	INT13_2	7 _	Н
66	58		TIOB04_2	E	
			MADATA06_0		

	Pin No		D'	I/O circuit	Pin state
LQFP-176	LQFP-144	BGA-192	Pin name	type	type
			P72		
			SIN2_0		
67	59	M8	INT14_2	E	Н
			AIN2_0		
			MADATA07_0		
			P73		
			SOT2_0		
68	60	L8	INT15_2	Е	Н
			BIN2_0		
			MADATA08_0		
			P74		
<i>(</i> 0	<i>C</i> 1	W0	SCK2_0	Г.	т
69	61	K8	ZIN2_0	E	I
			MADATA09_0		
			P75		
		P8	SIN3_0		Н
70	62		ADTG_8	E	
			INT07_1		
			MADATA10_0		
		Ј8	P76		Н
	63		SOT3_0	E	
71			TIOA07_2		
			INT11_2		
			MADATA11_0		
			P77		Н
			SCK3_0		
72	64	P9	TIOB07_2	Е	
			INT12_2		
			MADATA12_0		
			P78		
72	65	NO	AIN1_0		T
73	65	N9	TIOA15_0	E	I
			MADATA13_0		
			P79		
74			BIN1_0		
	66	M9	TIOB15_0	E	Н
			INT23_1		
			MADATA14_0		İ
-	-	E1	VSS	-	_
-	-	G1	VSS	-	-

	Pin No			I/O circuit	Pin state
LQFP-176	LQFP-144	BGA-192	Pin name	type	type
			P7A	, ,	,
75	67	1.0	ZIN1_0		11
75	67	L9 –	INT24_1	E	Н
			MADATA15_0		
			P7B		
76	_	K9	TIOB07_0	E	Н
			INT10_0		
			P7C		
77	-	P10	TIOA07_0	E	Н
			INT11_0		
			P7D		
70		NIO	TIOA14_1	-	7.7
78	-	N10	FRCK2_1	E	Н
			INT12_0		
			P7E		
70		T 10	TIOB14_1	-	Н
79	-	L10 –	IC21_1	E	
			INT24_0		
			P7F		
00		K10	TIOA15_1	-	7.7
80	-		IC22_1	E	Н
			INT25_0		
			PF0		Н
		M10	TIOB15_1		
81	-		SIN1_2	I*	
			INT13_0		
			IC23_1		
			PF1		Н
0.2		N111	TIOA08_1	Tψ	
82	-	N11 -	SOT1_2	I*	
			INT14_0		
			PF2		
92		M11	TIOB08_1	īψ	7.7
83	-	M11	SCK1_2	I*	Н
			INT15_0		
0.4	7 0	N112	PE0		D
84	68	N13 -	MD1	C	P
85	69	N12	MD0	J	D
07	70	D12	PE2	Α.	Α.
86	70	P12 -	X0	A	A
07	71	D12	PE3	Α.	D
87	71	P13 -	X1	A	В
88	72	N14	VSS		_
89	73	M14	VCC		-
-	-	L7	VSS		_
-	-	K7	VSS		_

	Pin No		Pin name	I/O circuit	Pin state		
LQFP-176	LQFP-144	BGA-192		type	type		
		<u> </u>	P10				
90	74	M13	AN00	F	K		
			MCSX7_0				
			P11				
			AN01				
91	75	M12	SIN1_1	F	L		
91	73	WIIZ	INT02_1	1,	L		
			FRCK0_2				
			MCSX6_0				
			P12				
			AN02				
92	76	L13	SOT1_1	F	K		
			IC00_2				
			MCSX5_0				
			P13				
			AN03		K		
93	77	L12	SCK1_1	F			
			IC01_2				
			MCSX4_0				
	78				P14		
		B L11 -	AN04	- F			
0.4			SINO_1		L		
94			INT03_1				
			IC02_2				
			MAD00_0				
			P15		К		
			AN05				
95	79	K13	SOT0_1	F			
			IC03_2				
			MAD01_0				
			P16				
			AN06				
96	80	K12	SCK0_1	F	L		
			INT20_1				
			MAD02_0				
			P17				
			AN07				
97	81	K14	SIN2_2	F	L		
			 INT04_1				
			MAD03_0				
-	-	P7	VSS	-	_		
-	-	P11	VSS	-	-		
-	_	L14	VSS	-	=		

	Pin No		D'	I/O circuit	Pin state
LQFP-176	LQFP-144	BGA-192	Pin name	type	type
			P18		
			AN08		
98	82	K11	SOT2_2	F	L
			INT21_1		
			MAD04_0		
			P19		
			AN09		
99	83	J13	SCK2_2	F	L
			INT22_1		
			MAD05_0		
			P1A		
1			AN10		
			SIN4_1		
100	84	J12	INT05_1	F	L
			TIOA13_2		
			IC00_1		
			MAD06_0		
			P1B		
		J11	AN11		
			SOT4_1		.
101	85		INT25_1	F	L
			TIOB13_2		
			IC01_1		
			MAD07_0		
			P1C		L
		-	AN12	_	
100	0.6	110	SCK4_1		
102	86	J10	INT26_1	F	
		-	TIOA14_2	_	
			IC02_1		
			MAD08_0		
			P1D		
		-	AN13 CTS4_1		
103	87	Ј9	INT27_1	F	L
103	87	J 9	TIOB14_2		L
		-	IC03_1		
			MAD09_0		
			P1E	_	
			AN14	_	
104	88	H10	RTS4_1	F	L
104	00	1110	INT28_1		
			TIOA15_2	_	
			DTTI0X_1	_	
			MAD10_0		

	Pin No		Pin name	I/O circuit	Pin state			
LQFP-176	LQFP-144	BGA-192		type	type			
		_	P1F					
			AN15					
			ADTG_5					
105	89	Н9	INT29_1	F	L			
			TIOB15_2					
			FRCK0_1					
			MAD11_0					
106	90	J14	AVCC	-	-			
107	91	H14	AVRH	-	<u> </u>			
108	92	G14	AVSS	-	=			
109	93	F14	VSS	-	=			
			PB0					
			AN16					
110	-	H13	TIOA09_1	F	L			
			SIN7_2					
			INT16_0					
			PB1					
	-		AN17					
111		H12	TIOB09_1	F	L			
			SOT7_2					
				INT17_0				
	-	-	-		PB2			
					AN18			
112				-	-	-	- H11	H11
			SCK7_2					
			INT18_0					
			PB3					
112		G12	AN19	F	L			
113	-	G13 —	TIOB10_1	Г	L			
			INT19_0					
			PB4					
			AN20					
114	-	G12	TIOA11_1	F	L			
			SIN0_2					
			INT20_0					
			PB5					
			AN21					
11.5		C11	TIOB11_1	-	T			
115	-	G11 —	SOT0_2	F	L			
			 INT21_0					
			AIN2_2					
-	-	G7	VSS	-	<u> </u>			
-	_	J7	VSS	-	<u> </u>			

	Pin No		Pin name	I/O circuit	Pin state
LQFP-176	LQFP-144	BGA-192		type	type
			PB6		
			AN22	-	
116	-	G10	TIOA12_1	- F	L
			SCK0_2		
			INT22_0		
			BIN2_2		
			PB7	_	
117		GO.	AN23		.
117	-	G9	TIOB12_1	F	L
			INT23_0	_	
			ZIN2_2		
			P29	_	
118	94	F10	AN24	F	K
			MAD12_0		
			P28		
			AN25		L
119	95	F11	ADTG_4	F	
117			INT09_0		L
			RTO05_1		
			MAD13_0		
	96		P27	F	L
			AN26		
120		F12	INT02_2		
			RTO04_1		
			MAD14_0		
			P26		
			AN27		
121	97	F13	SCK2_1	F	K
			RTO03_1		
			MAD15_0		
			P25		
			AN28		
122	98	E10	SOT2_1	F	K
			RTO02_1		
			MAD16_0	1	
			P24		
			AN29		
100	00	E11 -	SIN2_1	- F	L
123	99		INT01_2		
			RTO01_1		
			MAD17_0		

	Pin No		Pin name	I/O circuit	Pin state
LQFP-176	LQFP-144	BGA-192		type	type
		<u> </u>	P23		
			AN30		
124	100	E12	SCK0_0	F	K
			TIOA07_1		
			RTO00_1		
			P22		
			AN31		
125	101	E13	SOT0_0	F	K
			TIOB07_1		
			ZIN1_1		
			P21		
126	102	D12	SIN0_0	E	Н
120	102	D12 -	INT06_1	E	п
			BIN1_1		
			P20		
			INT05_0		
107	102	D12	CROUT_0		Н
127	103	D13 -	UHCONX1	E	
			AIN1_1		
			MAD18_0		
			PF6		J
128	104	C13	FRCK2_0	I*	
			NMIX		
129	105	E14	USBVCC1		_
			P82		О
130	106	D14	UDM1	— Н	
121	405	G1.4	P83	**	
131	107	C14	UDP1	— Н	О
132	108	B14	VSS		=
133	109	A13	VCC		=
			P00		
134	110	B13 —	TRSTX	E	Е
			P01		
135	111	A12	TCK	E	Е
			P02		
136	112	C12 –	TDI	E	Е
			P03		
137	113	B12 –	TMS	E	Е
			P04		
138	114	B11 -	TDO	E	Е
			P90		
			TIOB08_0		
139	_	C11	RTO20_1	E	и
137	_	-	INT30_0	E	H -
		A O	MAD19_0		
-	-	A8	VSS		-

	Pin No		Din nama	I/O circuit	Pin state		
LQFP-176	LQFP-144	BGA-192	Pin name	type	type		
		_	P91				
		<u>_</u>	TIOB09_0				
140	-	D11	RTO21_1	Е	Н		
			INT31_0				
			MAD20_0				
			P92				
			TIOB10_0				
141	-	B10	RTO22_1	Е	I		
			SIN5_1				
			MAD21_0				
			P93				
			TIOB11_0				
142	-	C10	RTO23_1	Е	I		
			SOT5_1				
			MAD22_0				
			P94				
	-				TIOB12_0		
1.42		D10	RTO24_1		7.7		
143			SCK5_1	E	Н		
			INT26_0				
			MAD23_0				
			P95		Н		
		В9	TIOB13_0				
144	-		RTO25_1	Е			
			INT27_0				
			MAD24_0				
		70	PC0				
145	115	C9	E_RXER0_RXDV1	K	Q		
		7.0	PC1				
146	116	В8	E_RX03_RX11	K	Q		
1.15	115	70.0	PC2	***			
147	117	D9	E_RX02_RX10	K	Q		
			PC3				
148	118	E9	E_RX01	K	Q		
			TIOA06_1		~		
			PC4				
149	119	F9	E_RX00	K	Q		
			TIOA08_2				
			PC5		Q		
150	120	C8	E_RXDV0	K			
	120		TIOA10_2				
-	-	A5	VSS	-	-		

	Pin No		Pin name	I/O circuit	Pin state					
LQFP-176	LQFP-144	BGA-192		type	type					
		<u> </u>	PC6							
151	121	D8	E_MDIO0	K	Q					
			TIOA14_0							
			PC7		Q					
152	122	E8	E_MDC0	L						
			CROUT_1							
153	123	A10	PC8	K	Q					
	120	1110	E_RXCK0_REFCK							
154	124	F8	PC9	K	Q					
101	121	10	E_COL0		¥					
155	125	В7	PCA	K	Q					
133	123	Β,	E_CRS0	- 1	V					
156	126	A9	ETHVCC	-	-					
157	127	A11	VSS	-	-					
158	128	A7	PCB	L	Q					
130	120	717	E_COUT	L	Ų					
159	129	C7	PCC	K	Q					
137	12)	C7	E_MDIO1	K						
160	130	A6	PCD	- К	Q					
100	130	Au	E_TCK0_MDC1							
	131	131	131	61 131	131	131		PCE		
161							D7	E_TXER0_TXEN1	L	Q
101			D/	RTS4_0		Q				
			TIOB06_1							
			PCF							
162	132	32 E7 -	E_TX03_TX11	L	0					
102	132	E/	CTS4_0		Q					
			TIOB08_2							
			PD0							
			E_TX02_TX10							
163	133	F7	SCK4_0	L	R					
			TIOB10_2							
			INT30_1							
			PD1							
			E_TX01							
164	134	В6	SOT4_0	L	R					
			TIOB14_0							
			INT31_1	-						
-	-	N7	VSS	-	-					
-	-	G8	VSS		-					
_	-	Н7	VSS		-					
_	_	Н8	VSS	-	-					

	Pin No		Pin name	I/O circuit	Pin state					
LQFP-176	LQFP-144	BGA-192		type	type					
			PD2							
			E_TX00							
165	135	C6	SIN4_0	L	R					
			TIOA03_2							
			INT00_2							
			PD3							
166	136	D6	E_TXEN0	L	Q					
			TIOB03_2							
			P62							
167	137	E6	E_PPS0_PPS1	Е	Q					
107	157	Lo	SCK5_0		Q					
			ADTG_3							
			P61							
168	138	В5	SOT5_0	Е	I					
100	136	ВЭ	TIOB02_2		1					
			UHCONX0							
			P60							
160	139	C5	SIN5_0	- E	Н					
169		C5	TIOA02_2		11					
			INT15_1							
	-							PF3		
				TIOA06_0						
170		B4	SIN6_2	I*	Н					
			INT06_0							
			AIN2_1							
			PF4							
			TIOB06_0							
171	-	C4	SOT6_2	I*	Н					
			INT07_0							
			BIN2_1							
			PF5							
172	140	D2	SCK6_2		7.7					
172	140	В3	INT08_0	I*	Н					
			ZIN2_1							
173	141	A4	USBVCC0	-	-					
			P80	**	0					
174	142	A3	UDM0	H	О					
177	1.40	4.2	P81	**	О					
175	143	A2	UDP0	H						
176	144	B1	VSS	-	-					
-	-	M7	VSS	-	-					

^{*: 5}V tolerant I/O

■ SIGNAL DESCRIPTION

The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.

Module	Pin name	Function		Pin No	
		1 dilottoti	LQFP-176	LQFP-144	BGA-192
ADC	ADTG_0		10	10	E2
	ADTG_1		18	18	F5
	ADTG_2		37	29	K2
	ADTG_3	A/ID	167	137	E6
	ADTG_4	A/D converter external trigger input pin	119	95	F11
	ADTG_5		105	89	H9
	ADTG_6		31	-	H6
	ADTG_7		49	41	L4
	ADTG_8		70	62	P8
	AN00		90	74	M13
	AN01		91	75	M12
	AN02		92	76	L13
	AN03		93	77	L12
	AN04		94	78	L11
	AN05		95	79	K13
	AN06		96	80	K12
	AN07		97	81	K14
	AN08		98	82	K11
	AN09		99	83	J13
	AN10		100	84	J12
	AN11		101	85	J11
	AN12		102	86	J10
	AN13		103	87	J9
	AN14		104	88	H10
	AN15	A/D converter analog input pin.	105	89	Н9
	AN16	ANxx describes ADC ch.xx.	110	-	H13
	AN17		111	-	H12
	AN18		112	ı	H11
	AN19		113	-	G13
	AN20		114	-	G12
	AN21		115	-	G11
	AN22		116	ı	G10
	AN23		117	-	G9
	AN24		118	94	F10
	AN25		119	95	F11
	AN26		120	96	F12
	AN27		121	97	F13
	AN28		122	98	E10
	AN29		123	99	E11
	AN30		124	100	E12
	AN31		125	101	E13

Module	Pin name	Function	LQFP-176	Pin No LQFP-144	BGA-192
Base Timer	TIOA0_0		46	38	N2
0	TIOA0_1	Base timer ch.0 TIOA pin	38	30	К3
	TIOA0_2	_	11	11	E3
	TIOB0_0		59	51	L5
	TIOB0_1	Base timer ch.0 TIOB pin	28	-	НЗ
	TIOB0_2		12	12	E4
Base Timer	TIOA1_0		47	39	N3
1	TIOA1_1	Base timer ch.1 TIOA pin	39	31	K4
	TIOA1_2		16	16	F3
	TIOB1_0		60	52	K5
	TIOB1_1	Base timer ch.1 TIOB pin	29	-	H4
	TIOB1_2	7	17	17	F4
Base Timer	TIOA2_0		48	40	M3
2	TIOA2_1	Base timer ch.2 TIOA pin	40	32	L1
	TIOA2_2	_	169	139	C5
	TIOB2_0		61	53	N6
	TIOB2_1	Base timer ch.2 TIOB pin	30	-	Н5
	TIOB2_2		168	138	В5
Base Timer	TIOA3_0		49	41	L4
3	TIOA3_1	Base timer ch.3 TIOA pin	41	33	L2
	TIOA3_2	7	165	135	C6
	TIOB3_0		62	54	M6
	TIOB3_1	Base timer ch.3 TIOB pin	31	-	Н6
	TIOB3_2	7	166	136	D6
Base Timer	TIOA4_0		50	42	M4
4	TIOA4_1	Base timer ch.4 TIOA pin	42	34	L3
	TIOA4_2		65	57	J6
	TIOB4_0		63	55	L6
	TIOB4_1	Base timer ch.4 TIOB pin	32	-	J5
	TIOB4_2		66	58	N8
Base Timer	TIOA5_0		51	43	N4
5	TIOA5_1	Base timer ch.5 TIOA pin	43	35	M2
	TIOA5_2		8	8	D3
	TIOB5_0		64	56	K6
	TIOB5_1	Base timer ch.5 TIOB pin	33	-	J4
	TIOB5_2		9	9	D4
Base Timer	TIOA6_0		170		B4
6	TIOA6_1	Base timer ch.6 TIOA pin	148	118	E9
[TIOA6_2		25	-	H1
[TIOB6_0		171	-	C4
	TIOB6_1	Base timer ch.6 TIOB pin	161	131	D7
	TIOB6_2		26	-	H2

Module	Pin name	Function	1050 470	Pin No	DOA 400
Base Timer	TIOA07_0		LQFP-176	LQFP-144	BGA-192 P10
7	TIOA07_1	Base timer ch.7 TIOA pin	124	100	E12
	TIOA07_1	Buse timer em. / Tre/Tpm	71	63	J8
	TIOB07_0		76	-	K9
	TIOB07_0	Base timer ch.7 TIOB pin	125	101	E13
	TIOB07_2	Super union chiny 1102 phil	72	64	P9
Base Timer	TIOA08_0		2	2	B2
8	TIOA08_1	Base timer ch.8 TIOA pin	82	_	N11
	TIOA08_2	- was made that the second	149	119	F9
	TIOB08_0		139	-	C11
	TIOB08_1	Base timer ch.8 TIOB pin	83	-	M11
	TIOB08_2	1	162	132	E7
Base Timer	TIOA09_0		3	3	C2
9	TIOA09_1	Base timer ch.9 TIOA pin	110	-	H13
	TIOA09_2	•	19	19	F6
	TIOB09_0		140	-	D11
	TIOB09_1	Base timer ch.9 TIOB pin	111	-	H12
	TIOB09_2	_	20	20	G2
Base Timer	TIOA10_0		4	4	C3
10	TIOA10_1	Base timer ch.10 TIOA pin	112	-	H11
	TIOA10_2		150	120	C8
	TIOB10_0		141	-	B10
	TIOB10_1	Base timer ch.10 TIOB pin	113	-	G13
	TIOB10_2		163	133	F7
Base Timer	TIOA11_0		5	5	D5
11	TIOA11_1	Base timer ch.11 TIOA pin	114	-	G12
	TIOA11_2		21	21	G3
	TIOB11_0		142	-	C10
	TIOB11_1	Base timer ch.11 TIOB pin	115	-	G11
	TIOB11_2		22	22	G4
Base Timer	TIOA12_0		6	6	D2
12	TIOA12_1	Base timer ch.12 TIOA pin	116	-	G10
	TIOA12_2		34	26	J3
	TIOB12_0		143	-	D10
	TIOB12_1	Base timer ch.12 TIOB pin	117	-	G9
	TIOB12_2		35	27	J2
Base Timer	TIOA13_0		7	7	D1
13	TIOA13_1	Base timer ch.13 TIOA pin	23	23	G5
	TIOA13_2		100	84	J12
	TIOB13_0		144	-	В9
	TIOB13_1	Base timer ch.13 TIOB pin	24	24	G6
	TIOB13_2		101	85	J11

Module	Pin name	Function		Pin No	
		Function	LQFP-176	LQFP-144	BGA-192
Base Timer	TIOA14_0		151	121	D8
14	TIOA14_1	Base timer ch.14 TIOA pin	78	-	N10
	TIOA14_2		102	86	J10
	TIOB14_0		164	134	B6
	TIOB14_1	Base timer ch.14 TIOB pin	79	-	L10
	TIOB14_2		103	87	J 9
Base Timer	TIOA15_0		73	65	N9
15	TIOA15_1	Base timer ch.15 TIOA pin	80	-	K10
	TIOA15_2		104	88	H10
	TIOB15_0		74	66	M9
	TIOB15_1	Base timer ch.15 TIOB pin	81	-	M10
	TIOB15_2]	105	89	Н9
Debugger	SWCLK	Serial wire debug interface clock input pin	135	111	A12
	SWDIO	Serial wire debug interface data input / output pin	137	113	B12
	SWO	Serial wire viewer output pin	138	114	B11
	TCK	J-TAG test clock input pin	135	111	A12
	TDI	J-TAG test data input pin	136	112	C12
	TDO	J-TAG debug data output pin	138	114	B11
	TMS	J-TAG test mode state input/output pin	137	113	B12
	TRACECLK	Trace CLK output of ETM	12	12	E4
	TRACED0		8	8	D3
	TRACED1	Trees date systems of ETM	9	9	D4
	TRACED2	Trace data output of ETM	10	10	E2
	TRACED3		11	11	E3
	TRSTX	J-TAG test reset Input	134	110	B13

Module	Pin name	Function	LQFP-176	Pin No LQFP-144	BGA-192
External Bus	MAD00_0		94	78	L11
	MAD01_0		95	79	K13
	MAD02_0		96	80	K12
	MAD03_0		97	81	K14
	MAD04_0		98	82	K11
	MAD05_0		99	83	J13
	MAD06_0		100	84	J12
	MAD07_0		101	85	J11
	MAD08_0		102	86	J10
	MAD09_0		103	87	J9
	MAD10_0		104	88	H10
	MAD11_0		105	89	Н9
	MAD12_0	External bus interface address bus	118	94	F10
	MAD13_0		119	95	F11
	MAD14_0		120	96	F12
	MAD15_0		121	97	F13
	MAD16_0		122	98	E10
	MAD17_0		123	99	E11
	MAD18_0		127	103	D13
	MAD19_0		139	-	C11
	MAD20_0		140	-	D11
	MAD21_0		141	-	B10
	MAD22_0		142	-	C10
_	MAD23_0		143	-	D10
	MAD24_0		144	-	В9
	MCSX0_0		23	23	G5
	MCSX1_0		24	24	G6
	MCSX2_0		34	26	J3
	MCSX3_0	External bus interface chip select	35	27	J2
	MCSX4_0	output pin	93	77	L12
-	MCSX5_0		92	76	L13
	MCSX6_0		91	75	M12
	MCSX7_0		90	74	M13
	MDQM0_0	External bus interface byte mask	15	15	F2
	MDQM1_0	signal output	16	16	F3
	MOEX_0	External bus interface read enable signal for SRAM	13	13	E5
	MWEX_0	External bus interface write enable signal for SRAM	14	14	F1

Module	Pin name	Function	Pin No		
Module	Fili lialile		LQFP-176	LQFP-144	BGA-192
External Bus	MNALE_0	External bus interface ALE signal to control NAND Flash output pin	19	19	F6
	MNCLE_0	External bus interface CLE signal to control NAND Flash output pin	20	20	G2
	MNREX_0	External bus interface read enable signal to control NAND Flash	22	22	G4
	MNWEX_0	External bus interface write enable signal to control NAND Flash	21	21	G3
	MADATA00_0		60	52	K5
	MADATA01_0		61	53	N6
	MADATA02_0		62	54	M6
	MADATA03_0	External bus interface data bus (Address / data multiplex bus)	63	55	L6
	MADATA04_0		64	56	K6
	MADATA05_0 MADATA06_0		65	57	J6
			66	58	N8
	MADATA07_0		67	59	M8
	MADATA08_0		68	60	L8
	MADATA09_0		69	61	K8
	MADATA10_0		70	62	P8
	MADATA11_0		71	63	J8
	MADATA12_0		72	64	P9
	MADATA13_0		73	65	N9
	MADATA14_0		74	66	M9
	MADATA15_0		75	67	L9
	MALE_0	External bus interface Address Latch enable output signal for multiplex	17	17	F4
	MRDY_0	External bus interface external RDY input signal	18	18	F5
	MCLKOUT_0	External bus interface external clock output pin	36	28	K1

Module	Pin name	Function	LQFP-176	Pin No LQFP-144	BGA-192
External	INT00_0		13	13	E5
Interrupt	 INT00_1	External interrupt request 00 input pin	8	8	D3
	INT00_2		165	135	C6
	INT01_0	External interrupt request 01 input pin	14	14	F1
	INT01_1		9	9	D4
	INT01_2		123	99	E11
	INT02_0	External interrupt request 02 input pin	15	15	F2
	INT02_1		91	75	M12
-	INT02_2		120	96	F12
-	INT03_0		6	6	D2
	INT03_1	External interrupt request 03 input pin	94	78	L11
	INT03_2		28	-	H3
-	INT04_0		31	_	H6
-	INT04_1	External interrupt request 04 input	97	81	K14
	INT04_2	— pin	29	-	H4
+	INT05_0		127	103	D13
	INT05_1	External interrupt request 05 input	100	84	J12
-	INT05_1	— pin	30	-	H5
-			170	-	B4
-	INT06_0	External interrupt request 06 input pin	126	102	D12
-	INT06_1 INT06_2		64	56	
-			-	30	K6
	INT07_0	External interrupt request 07 input pin	171	- (2	C4
-	INT07_1		70	62	P8
-	INT07_2		16	16	F3
-	INT08_0	External interrupt request 08 input pin	172	140	B3
-	INT08_1		33	- 10	J4
-	INT08_2		19	19	F6
-	INT09_0	External interrupt request 09 input pin	119	95	F11
-	INT09_1		34	26	J3
	INT09_2		22	22	G4
-	INT10_0	External interrupt request 10 input pin	76	-	K9
	INT10_1		35	27	J2
_	INT10_2		7	7	D1
_	INT11_0	External interrupt request 11 input pin	77	-	P10
_	INT11_1		36	28	K1
	INT11_2		71	63	J8
	INT12_0	External interrupt request 12 input pin	78	=	N10
	INT12_1		46	38	N2
	INT12_2		72	64	P9
	INT13_0	External interrupt request 13 input	81	-	M10
	INT13_1	External interrupt request 13 input pin	47	39	N3
	INT13_2		66	58	N8
	INT14_0	External interrupt request 14 input pin	82	-	N11
	INT14_1		58	50	M5
	INT14_2		67	59	M8

Module	Pin name	Function		Pin No	
		T dilottoli	LQFP-176	LQFP-144	BGA-192
External Interrupt	INT15_0	External interrupt request 15 input pin	83	120	M11
	INT15_1		169	139	C5
	INT15_2		68	60	L8
_	INT16_0	External interrupt request 16 input	110	- 20	H13
	INT16_1	pin	20	20	G2
	INT17_0	External interrupt request 17 input pin	111	- 21	H12
_	INT17_1	*	21	21	G3
	INT18_0	External interrupt request 18 input	112	- 22	H11
_	INT18_1	pin	23	23	G5
	INT19_0	External interrupt request 19 input	113	- 24	G13
_	INT19_1	pin	24	24	G6
-	INT20_0	External interrupt request 20 input	114	- 00	G12
	INT20_1	pin	96	80	K12
	INT21_0	External interrupt request 21 input pin	115	- 00	G11
<u> </u>	INT21_1		98	82	K11
	INT22_0	External interrupt request 22 input	116	- 02	G10
	INT22_1	pin	99	83	J13
_	INT23_0	External interrupt request 23 input	117	-	G9
-	INT23_1	pin	74	66	M9
	INT24_0	External interrupt request 24 input	79	-	L10
	INT24_1	pin	75	67	L9
-	INT25_0	External interrupt request 25 input pin	80	-	K10
-	INT25_1		101	85	J11
	INT26_0	External interrupt request 26 input	143	-	D10
-	INT26_1	pin	102	86	J10
_	INT27_0	External interrupt request 27 input	144	- 07	B9
	INT27_1	pin	103	87	J9
	INT28_0	External interrupt request 28 input	25	-	H1
	INT28_1	pin	104	88	H10
	INT29_0	External interrupt request 29 input	26	-	H2
	INT29_1	pin	105	89	H9
_	INT30_0	External interrupt request 30 input	139	- 122	C11
	INT30_1	pin	163	133	F7
	INT31_0	External interrupt request 31 input	140	- 10.4	D11
_	INT31_1	pin	164	134	B6
	NMIX	Non-Maskable Interrupt input pin	128	104	C13

Module	Pin name	Function		Pin No	r = = -
		1 director.	LQFP-176	LQFP-144	BGA-192
GPIO	P00		134	110	B13
	P01		135	111	A12
	P02		136	112	C12
	P03		137	113	B12
	P04	General-purpose I/O port 0	138	114	B11
	P05		8	8	D3
	P06		9	9	D4
	P07		10	10	E2
	P08		11	11	E3
	P09		12	12	E4
	P10		90	74	M13
	P11		91	75	M12
	P12		92	76	L13
	P13		93	77	L12
	P14	General-purpose I/O port 1	94	78	L11
	P15		95	79	K13
	P16		96	80	K12
	P17		97	81	K14
	P18		98	82	K11
	P19		99	83	J13
	P1A		100	84	J12
	P1B		101	85	J11
	P1C		102	86	J10
	P1D		103	87	J9
	P1E		104	88	H10
	P1F		105	89	H9
	P20		127	103	D13
	P21		126	102	D12
	P22		125	101	E13
	P23		124	100	E12
	P24	Conoral nurnosa I/O most 2	123	99	E11
	P25	General-purpose I/O port 2	122	98	E10
	P26		121	97	F13
	P27		120	96	F12
	P28		119	95	F11
	P29		118	94	F10

Module	Pin name	Function	1055 475	Pin No	DO4 466
		. 311011011	LQFP-176	LQFP-144	BGA-192
GPIO	P30		28	-	H3
-	P31		29	-	H4
-	P32		30	-	H5
_	P33		31	-	H6
_	P34		32	-	J5
_	P35		33	-	J4
	P36		34	26	J3
	P37	General-purpose I/O port 3	35	27	J2
	P38	General purpose i o port s	36	28	K1
	P39		37	29	K2
	P3A		38	30	K3
	P3B		39	31	K4
	P3C		40	32	L1
	P3D		41	33	L2
	P3E		42	34	L3
	P3F		43	35	M2
	P40		46	38	N2
	P41		47	39	N3
	P42		48	40	M3
	P43		49	41	L4
	P44		50	42	M4
	P45		51	43	N4
	P46		55	47	P5
	P47	General-purpose I/O port 4	56	48	P6
	P48		58	50	M5
	P49		59	51	L5
	P4A		60	52	K5
	P4B		61	53	N6
	P4C		62	54	M6
	P4D		63	55	L6
	P4E		64	56	K6
F	P50		13	13	E5
F	P51		14	14	F1
F	P52		15	15	F2
	P53		16	16	F3
	P54		17	17	F4
	P55		18	18	F5
-	P56	\dashv	19	19	F6
-	P57	General-purpose I/O port 5	20	20	G2
}	P58	\dashv	21	21	G3
-	P59		22	22	
-		-		23	G4
-	P5A	-	23		G5
-	P5B	_	24	24	G6
<u> </u>	P5C	_	25	-	H1
	P5D		26	-	H2

Module	Pin name	Function	LQFP-176	Pin No LQFP-144	BGA-192
GPIO	P60		169	139	C5
0110	P61	General-purpose I/O port 6	168	138	B5
	P62	_ General purpose 1/ 5 port 5	167	137	E6
	P70		65	57	J6
	P71		66	58	N8
	P72		67	59	M8
	P73		68	60	L8
	P74		69	61	K8
	P75		70	62	P8
	P76		71	63	J8
	P77		72	64	P9
	P78	General-purpose I/O port 7	73	65	N9
	P79		74	66	M9
- - -	P7A		75	67	L9
	P7B		76	-	K9
	P7C		77	_	P10
	P7D		78	-	N10
	P7E		79	-	L10
_	P7F		80	-	K10
	P80	General-purpose I/O port 8	174	142	A3
	P81		175	143	A2
	P82		130	106	D14
	P83		131	107	C14
	P90		139	-	C11
	P91	7	140	_	D11
	P92		141	_	B10
	P93	General-purpose I/O port 9	142	_	C10
	P94		143	_	D10
	P95		144	-	B9
	PA0		2	2	B2
F	PA1	7	3	3	C2
<u> </u>	PA2	_	4	4	C3
	PA3	General-purpose I/O port A	5	5	D5
	PA4		6	6	D2
	PA5		7	7	D1
	PB0		110	-	H13
	PB1		111	-	H12
	PB2		112	-	H11
<u> </u>	PB3		113	-	G13
	PB4	General-purpose I/O port B	114	-	G12
	PB5		115	-	G11
<u> </u>	PB6		116	-	G10
	PB7		117	-	G9

Module	Pin name	Function		Pin no	
		Function	LQFP-176	LQFP-144	BGA-192
GPIO	PC0		145	115	C9
	PC1		146	116	B8
	PC2		147	117	D9
	PC3		148	118	E9
	PC4		149	119	F9
	PC5		150	120	C8
	PC6		151	121	D8
	PC7	General-purpose I/O port C	152	122	E8
	PC8	General-purpose 1/O port C	153	123	A10
	PC9		154	124	F8
	PCA		155	125	В7
	PCB		158	128	A7
	PCC		159	129	C7
	PCD		160	130	A6
	PCE		161	131	D7
	PCF		162	132	E7
	PD0	Constant VO and D	163	133	F7
	PD1		164	134	B6
	PD2	General-purpose I/O port D	165	135	C6
	PD3		166	136	D6
	PE0		84	68	N13
	PE2	General-purpose I/O port E	86	70	P12
	PE3		87	71	P13
	PF0		81	-	M10
	PF1		82	-	N11
	PF2		83	-	M11
	PF3	General-purpose I/O port F*	170	-	B4
	PF4		171	-	C4
	PF5		172	140	В3
	PF6		128	104	C13

Module	Pin name	Function		Pin No.	
		1 diletion	LQFP-176	LQFP-144	BGA-192
Multi-	SIN0_0	Multi-function serial interface ch.0	126	102	D12
function	SIN0_1	input pin	94	78	L11
Serial 0	SIN0_2		114	-	G12
U	SOT0_0 (SDA0_0)	Multi-function serial interface ch.0 output pin.	125	101	E13
	SOT0_1 (SDA0_1)	This pin operates as SOT0 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as	95	79	K13
	SOT0_2 (SDA0_2)	SDA0 when it is used in an I ² C (operation mode 4).	115	-	G11
	SCK0_0 (SCL0_0)	Multi-function serial interface ch.0 clock I/O pin.	124	100	E12
	SCK0_1 (SCL0_1)	This pin operates as SCK0 when it is used in a CSIO (operation mode 2) and as SCL0 when it is used in an I ² C (operation mode 4).	96	80	K12
	SCK0_2 (SCL0_2)		116	-	G10
Multi-	SIN1_0	Multi-function serial interface ch.1 input pin	19	19	F6
function	SIN1_1		91	75	M12
Serial	SIN1_2		81	-	M10
1	SOT1_0 (SDA1_0)	Multi-function serial interface ch.1 output pin.	20	20	G2
	SOT1_1 (SDA1_1)	This pin operates as SOT1 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as	92	76	L13
	SOT1_2 (SDA1_2)	SDA1 when it is used in an I ² C (operation mode 4).	82	-	N11
	SCK1_0 (SCL1_0)	Multi-function serial interface ch.1 clock I/O pin. This pin operates as SCK1 when it is used in a CSIO (operation mode 2) and as SCL1 when it is used in an I ² C (operation mode 4).	21	21	G3
	SCK1_1 (SCL1_1)		93	77	L12
	SCK1_2 (SCL1_2)		83	-	M11

Module	Pin name	Function		Pin No.	
Module	Pin name	Function	LQFP-176	LQFP-144	BGA-192
Multi-	SIN2_0	Multi-function serial interface ch.2	67	59	M8
function	SIN2_1	input pin	123	99	E11
Serial	SIN2_2	input pin	97	81	K14
2	SOT2_0 (SDA2_0)	Multi-function serial interface ch.2 output pin.	68	60	L8
	SOT2_1 (SDA2_1)	This pin operates as SOT2 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as	122	98	E10
	SOT2_2 (SDA2_2)	SDA2 when it is used in an I ² C (operation mode 4).	98	82	K11
	SCK2_0 (SCL2_0)	Multi-function serial interface ch.2 clock I/O pin.	69	61	K8
	SCK2_1 (SCL2_1)	This pin operates as SCK2 when it is used in a CSIO (operation mode 2) and as SCL2 when it is used in an I ² C (operation mode 4).	121	97	F13
	SCK2_2 (SCL2_2)		99	83	J13
Multi-	SIN3_0	Multi-function serial interface ch.3 input pin	70	62	P8
function	SIN3_1		13	13	E5
Serial 3	SIN3_2		58	50	M5
3	SOT3_0 (SDA3_0)	Multi-function serial interface ch.3 output pin.	71	63	J8
	SOT3_1 (SDA3_1)	This pin operates as SOT3 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as	14	14	F1
	SOT3_2 (SDA3_2)	SDA3 when it is used in an I ² C (operation mode 4).	59	51	L5
	SCK3_0 (SCL3_0)	Multi-function serial interface ch.3 clock I/O pin. This pin operates as SCK3 when it is used in a CSIO (operation mode 2)	72	64	P9
	SCK3_1 (SCL3_1)		15	15	F2
	SCK3_2 (SCL3_2)	and as SCL3 when it is used in an I ² C (operation mode 4).	60	52	K5

Module	Pin name	Function		Pin No	
		1 direction	LQFP-176	LQFP-144	BGA-192
Multi-	SIN4_0	Multi-function serial interface ch.4	165	135	C6
function Serial	SIN4_1	input pin	100	84	J12
4	SIN4_2		8	8	D3
7	SOT4_0 (SDA4_0)	Multi-function serial interface ch.4 output pin.	164	134	В6
	SOT4_1 (SDA4_1)	This pin operates as SOT4 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as	101	85	J11
	SOT4_2 (SDA4_2)	SDA4 when it is used in an I ² C (operation mode 4).	9	9	D4
	SCK4_0 (SCL4_0)	Multi-function serial interface ch.4 clock I/O pin.	163	133	F7
	SCK4_1 (SCL4_1)	This pin operates as SCK4 when it is used in a CSIO (operation mode 2)	102	86	J10
	SCK4_2 (SCL4_2)	and as SCL4 when it is used in an I ² C (operation mode 4).	10	10	E2
	RTS4_0	Multi-function serial interface ch.4 RTS output pin	161	131	D7
	RTS4_1		104	88	H10
	RTS4_2		12	12	E4
	CTS4_0	Multi-function serial interface ch.4 CTS input pin	162	132	E7
-	CTS4_1		103	87	J9
	CTS4_2		11	11	E3
Multi-	SIN5_0		169	139	C5
function	SIN5_1	Multi-function serial interface ch.5	141	-	B10
Serial	SIN5_2	input pin	34	26	J3
5	SOT5_0 (SDA5_0)	Multi-function serial interface ch.5 output pin.	168	138	В5
	SOT5_1 (SDA5_1)	This pin operates as SOT5 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as	142	-	C10
	SOT5_2 (SDA5_2)	SDA5 when it is used in an I ² C (operation mode 4).	35	27	J2
	SCK5_0 (SCL5_0)	Multi-function serial interface ch.5 clock I/O pin. This pin operates as SCK5 when it is used in a CSIO (operation mode 2) and as SCL5 when it is used in an I ² C (operation mode 4).	167	137	E6
	SCK5_1 (SCL5_1)		143	-	D10
	SCK5_2 (SCL5_2)		36	28	K1

Module	Pin name	Function		Pin No	
		1 dilodori	LQFP-176	LQFP-144	BGA-192
Multi- function	SIN6_0	Multi-function serial interface ch.6	16	16	F3
Serial	SIN6_1	input pin	31	-	H6
6	SIN6_2		170	-	B4
	SOT6_0 (SDA6_0)	Multi-function serial interface ch.6 output pin.	17	17	F4
	SOT6_1 (SDA6_1)	This pin operates as SOT6 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as	30	-	Н5
	SOT6_2 (SDA6_2)	SDA6 when it is used in an I ² C (operation mode 4).	171	-	C4
	SCK6_0 (SCL6_0)	Multi-function serial interface ch.6 clock I/O pin.	18	18	F5
	SCK6_1 (SCL6_1)	This pin operates as SCK6 when it is used in a CSIO (operation mode 2) and as SCL6 when it is used in an I ² C (operation mode 4).	29	-	H4
	SCK6_2 (SCL6_2)		172	140	В3
Multi-	SIN7_0	Multi-function serial interface ch.7 input pin	22	22	G4
function	SIN7_1		64	56	K6
Serial	SIN7_2		110	-	H13
7	SOT7_0 (SDA7_0)	Multi-function serial interface ch.7 output pin.	23	23	G5
	SOT7_1 (SDA7_1)	This pin operates as SOT7 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA7 when it is used in an I ² C (operation mode 4). Multi-function serial interface ch.7 clock I/O pin. This pin operates as SCK7 when it is used in a CSIO (operation mode 2) and as SCL7 when it is used in an I ² C (operation mode 4).	63	55	L6
	SOT7_2 (SDA7_2)		111	-	H12
	SCK7_0 (SCL7_0)		24	24	G6
	SCK7_1 (SCL7_1)		62	54	M6
	SCK7_2 (SCL7_2)		112	-	H11

				Pin No	
Module	Pin name	Function	LQFP-176	LQFP-144	BGA-192
Multi- function	DTTI0X_0	Input signal controlling wave form generator outputs RTO00 to RTO05	37	29	K2
Timer	DTTI0X_1	of multi-function timer 0.	104	88	H10
0	FRCK0_0	16 hit for a more times of 0 and a mol	32	-	J5
	FRCK0_1	16-bit free-run timer ch.0 external clock input pin	105	89	Н9
	FRCK0_2	clock input pin	91	75	M12
	IC00_0		36	28	K1
	IC00_1		100	84	J12
	IC00_2		92	76	L13
	IC01_0		35	27	J2
	IC01_1		101	85	J11
	IC01_2	16-bit input capture ch.0 input pin of multi-function timer 0.	93	77	L12
	IC02_0	ICxx describes channel number.	34	26	J3
	IC02_1		102	86	J10
	IC02_2		94	78	L11
	IC03_0		33	-	J4
	IC03_1		103	87	J9
	IC03_2		95	79	K13
	RTO00_0 (PPG00_0)	Wave form generator output of multi-function timer 0. This pin operates as PPG00 when it is used in PPG0 output modes.	38	30	К3
	RTO00_1 (PPG00_1)		124	100	E12
	RTO01_0 (PPG00_0)	Wave form generator output of multi-function timer 0.	39	31	K4
-	RTO01_1 (PPG00_1)	This pin operates as PPG00 when it is used in PPG0 output modes.	123	99	E11
	RTO02_0 (PPG02_0)	Wave form generator output of multi-function timer 0.	40	32	L1
	RTO02_1 (PPG02_1)	This pin operates as PPG02 when it is used in PPG0 output modes.	122	98	E10
	RTO03_0 (PPG02_0)	Wave form generator output of multi-function timer 0.	41	33	L2
	RTO03_1 (PPG02_1)	This pin operates as PPG02 when it is used in PPG0 output modes.	121	97	F13
	RTO04_0 (PPG04_0)	Wave form generator output of multi-function timer 0.	42	34	L3
	RTO04_1 (PPG04_1)	This pin operates as PPG04 when it is used in PPG0 output modes.	120	96	F12
	RTO05_0 (PPG04_0)	Wave form generator output of multi-function timer 0.	43	35	M2
	RTO05_1 (PPG04_1)	This pin operates as PPG04 when it is used in PPG0 output modes.	119	95	F11

Module	Pin name	Function		Pin No	
	FIII Hallie	1 diletion	LQFP-176	LQFP-144	BGA-192
Multi- function	DTTI1X_0	Input signal controlling wave form generator outputs RTO10 to RTO15	19	19	F6
Timer 1	DTTI1X_1	of multi-function timer 1.	58	50	M5
-	FRCK1_0	16-bit free-run timer ch.1 external	2	2	B2
	FRCK1_1	clock input pin	63	55	L6
	IC10_0		3	3	C2
	IC10_1		59	51	L5
	IC11_0	1614 20 4 20 4 1 1 20 4 20 6	4	4	C3
	IC11_1	16-bit input capture ch.1 input pin of multi-function timer 1.	60	52	K5
	IC12_0	ICxx describes channel number.	5	5	D5
	IC12_1	Texa describes chamier nameer.	61	53	N6
	IC13_0		6	6	D2
	IC13_1		62	54	M6
	RTO10_0 (PPG10_0)	Wave form generator output of multi-function timer 1. This pin operates as PPG10 when it is used in PPG1 output modes.	13	13	E5
	RTO10_1 (PPG10_1)		46	38	N2
	RTO11_0 (PPG10_0)	Wave form generator output of multi-function timer 1. This pin operates as PPG10 when it is used in PPG1 output modes.	14	14	F1
	RTO11_1 (PPG10_1)		47	39	N3
	RTO12_0 (PPG12_0)	Wave form generator output of multi-function timer 1.	15	15	F2
	RTO12_1 (PPG12_1)	This pin operates as PPG12 when it is used in PPG1 output modes.	48	40	М3
	RTO13_0 (PPG12_0)	Wave form generator output of multi-function timer 1.	16	16	F3
	RTO13_1 (PPG12_1)	This pin operates as PPG12 when it is used in PPG1 output modes.	49	41	L4
	RTO14_0 (PPG14_0)	Wave form generator output of multi-function timer 1.	17	17	F4
	RTO14_1 (PPG14_1)	This pin operates as PPG14 when it is used in PPG1 output modes.	50	42	M4
	RTO15_0 (PPG14_0)	Wave form generator output of multi-function timer 1.	18	18	F5
	RTO15_1 (PPG14_1)	This pin operates as PPG14 when it is used in PPG1 output modes.	51	43	N4

Module	Pin name	Function		Pin No	T
	1 III IIdillo	Tunction	LQFP-176	LQFP-144	BGA-192
Multi- function	DTTI2X_0	Input signal controlling wave form generator outputs RTO20 to RTO25	12	12	E4
Timer 2	DTTI2X_1	of multi-function timer 2.	26	-	H2
	FRCK2_0	16-bit free-run timer ch.2 external	128	104	C13
	FRCK2_1	clock input pin	78	-	N10
	IC20_0		13	13	E5
	IC20_1		25	-	H1
	IC21_0		14	14	F1
	IC21_1	16-bit input capture ch.2 input pin of multi-function timer 2.	79	-	L10
	IC22_0	ICxx describes channel number.	15	15	F2
	IC22_1		80	-	K10
	IC23_0		16	16	F3
	IC23_1		81	-	M10
	RTO20_0 (PPG20_0)	Wave form generator output of multi-function timer 2. This pin operates as PPG20 when it is used in PPG2 output modes.	2	2	B2
	RTO20_1 (PPG20_1)		139	-	C11
	RTO21_0 (PPG20_0)	Wave form generator output of multi-function timer 2. This pin operates as PPG20 when it is used in PPG2 output modes.	3	3	C2
	RTO21_1 (PPG20_1)		140	-	D11
	RTO22_0 (PPG22_0)	Wave form generator output of multi-function timer 2.	4	4	С3
	RTO22_1 (PPG22_1)	This pin operates as PPG22 when it is used in PPG2 output modes.	141	-	B10
	RTO23_0 (PPG22_0)	Wave form generator output of multi-function timer 2.	5	5	D5
	RTO23_1 (PPG22_1)	This pin operates as PPG22 when it is used in PPG2 output modes.	142	-	C10
	RTO24_0 (PPG24_0)	Wave form generator output of multi-function timer 2.	6	6	D2
	RTO24_1 (PPG24_1)	This pin operates as PPG24 when it is used in PPG2 output modes.	143	-	D10
	RTO25_0 (PPG24_0)	Wave form generator output of multi-function timer 2.	7	7	D1
	RTO25_1 (PPG24_1)	This pin operates as PPG24 when it is used in PPG2 output modes.	144	-	В9

Module	Pin name	Function		Pin No	
		1 dilotori	LQFP-176	LQFP-144	BGA-192
Quadrature Position/	AINO_0	ODDC 1 0 ADV	28		H3
Revolution	AINO_1	QPRC ch.0 AIN input pin	59	51	L5
Counter	AIN0_2		13	13	E5
0	BIN0_0		29	-	H4
_	BIN0_1	QPRC ch.0 BIN input pin	60	52	K5
	BIN0_2		14	14	F1
	ZIN0_0		30	-	H5
	ZIN0_1	QPRC ch.0 ZIN input pin	61	53	N6
	ZIN0_2		15	15	F2
Quadrature	AIN1_0		73	65	N9
Position/	AIN1_1	QPRC ch.1 AIN input pin	127	103	D13
Revolution Counter	AIN1_2		62	54	M6
1	BIN1_0		74	66	M9
	BIN1_1	QPRC ch.1 BIN input pin	126	102	D12
	BIN1_2		63	55	L6
	ZIN1_0	QPRC ch.1 ZIN input pin	75	67	L9
	ZIN1_1		125	101	E13
	ZIN1_2		64	56	K6
Quadrature	AIN2_0	QPRC ch.2 AIN input pin	67	59	M8
Position/	AIN2_1		170	-	B4
Revolution Counter	AIN2_2		115	-	G11
2	BIN2_0		68	60	L8
	BIN2_1	QPRC ch.2 BIN input pin	171	-	C4
	BIN2_2		116	-	G10
	ZIN2_0		69	61	K8
	ZIN2_1	QPRC ch.2 ZIN input pin	172	140	В3
	ZIN2_2		117	-	G9
USB0	UDM0	USB ch.0 function/host D – pin	174	142	A3
	UDP0	USB ch.0 function/host D + pin	175	143	A2
	UHCONX0	USB ch.0. USB external pull-up control pin	168	138	В5
USB1	UDM1	USB ch.1 function/host D – pin	130	106	D14
	UDP1	USB ch.1 function/host D + pin	131	107	C14
	UHCONX1	USB ch.1. USB external pull-up control pin	127	103	D13


Module	Pin name	Function		Pin No	
			LQFP-176	LQFP-144	BGA-192
Ethernet	E_COL0	Ch.0 collision detection	154	124	F8
	E_COUT	Clock output for EtherPHY	158	128	A7
	E_CRS0	Ch.0 carrier detection	155	125	В7
	E_MDC0	Ch.0 management clock	152	122	E8
	E_MDIO0	Ch.0 management data input/output	151	121	D8
	E_MDIO1	Ch.1 management data input/output	159	129	C7
	E_PPS0_PPS1	Ch.0 PTP counter monitor/ Ch.1 PTP counter monitor	167	137	E6
	E_RX00	Ch.0 received data0	149	119	F9
	E_RX01	Ch.0 received data1	148	118	E9
	E_RX02_RX10	Ch.0 received data2/ Ch.1 received data0	147	117	D9
	E_RX03_RX11	Ch.0 received data3/ Ch.1 received data1	146	116	В8
	E_RXCK0_REFCK	Ch.0 received clock input/ reference clock	153	123	A10
	E_RXDV0	Ch.0 received data enable	150	120	C8
	E_RXER0_RXDV1	Ch.0 received data error detection/ Ch.1 received data enable	145	115	С9
	E_TCK0_MDC1	Ch.0 transition clock input/ Ch.1 management clock	160	130	A6
	E_TX00	Ch.0 transition data0	165	135	C6
	E_TX01	Ch.0 transition data1	164	134	В6
	E_TX02_TX10	Ch.0 transition data2/ Ch.1 transition data0	163	133	F7
	E_TX03_TX11	Ch.0 transition data3/ Ch.1 transition data1	162	132	E7
	E_TXEN0	Ch.0 transition data enable	166	136	D6
	E_TXER0_TXEN1	Ch.0 transition data error detection/ Ch.1 transition data enable	161	131	D7


Module	Pin name	Function	LQFP-176	Pin No LQFP-144	BGA-192
RESET	INITX	External Reset Input pin. A reset is valid when INITX="L".	57	49	N5
Mode	MD0	Mode 0 pin. During normal operation, MD0="L" must be input. During serial programming to Flash memory, MD0="H" must be input.	85	69	N12
	MD1	Mode 1 pin. During serial programming to Flash memory, MD1="L" must be input.	84	68	N13
POWER	VCC	Power supply Pin	1	1	C1
	VCC	Power supply Pin	45	37	N1
	VCC	Power supply Pin	54	46	P4
	VCC	Power supply Pin	89	73	M14
	VCC	Power supply Pin	133	109	A13
	USBVCC0	BVCC0 3.3V Power supply port for USB I/O		141	A4
	USBVCC1	3.5 v Fower supply port for USB 1/O	129	105	E14
	ETHVCC	Power supply pin for Ethernet I/O	156	126	A9
GND	VSS	GND Pin	27	25	J1
	VSS	GND Pin	44	36	M1
	VSS	GND Pin	53	45	P3
	VSS	GND Pin	88	72	N14
	VSS	GND Pin	109	93	F14
	VSS	GND Pin	132	108	B14
	VSS	GND Pin	157	127	A11
	VSS	GND Pin	176	144	B1
	VSS	GND Pin	-	-	E1
	VSS	GND Pin	-	-	G1
	VSS	GND Pin	-	-	P7
	VSS	GND Pin	-	-	P11
	VSS	GND Pin	-	-	L14
	VSS	GND Pin	-	-	A8
_	VSS	GND Pin	-	-	A5
_	VSS	GND Pin	-	-	N7
	VSS	GND Pin	-	-	M7
<u> </u>	VSS	GND Pin	-	-	L7
-	VSS	GND Pin	-	-	K7
	VSS	GND Pin	-	-	J7
	VSS	GND Pin	-	-	G7
-	VSS	GND Pin	-	-	H7
	VSS	GND Pin	-	-	H8
	VSS	GND Pin	-	-	G8


Module	Pin name	Function	Pin No.			
Module	FIII Hallie	1 diletion	LQFP-176	LQFP-144	BGA-192	
CLOCK	X0	Main clock (oscillation) input pin	86	70	P12	
	X0A	Sub clock (oscillation) input pin	55	47	P5	
	X1	Main clock (oscillation) I/O pin	87	71	P13	
	X1A	Sub clock (oscillation) I/O pin	56	48	P6	
	CROUT_0	High speed internal CR-osc clock	127	103	D13	
	CROUT_1	output port	152	122	E8	
ADC POWER	AVCC	A/D converter analog power supply pin	106	90	J14	
	AVRH	A/D converter analog reference voltage input pin	107	91	H14	
ADC GND	AVSS	A/D converter GND pin	108	92	G14	
C pin	С	Power stabilization capacity pin	52	44	P2	


^{*: 5}V tolerant I/O

■ I/O CIRCUIT TYPE










Туре	Circuit	Remarks
Ī	P-ch Digital output R Digital output Standby mode control	 CMOS level output CMOS level hysteresis input 5V tolerant With standby mode control I_{OH} = -4mA, I_{OL} = 4mA Available to control of PZR registers.
J		CMOS level hysteresis input
	Mode input	



■ HANDLING PRECAUTIONS

Any semiconductor devices have inherently a certain rate of failure. The possibility of failure is greatly affected by the conditions in which they are used (circuit conditions, environmental conditions, etc.). This page describes precautions that must be observed to minimize the chance of failure and to obtain higher reliability from your FUJITSU SEMICONDUCTOR semiconductor devices.

1. Precautions for Product Design

This section describes precautions when designing electronic equipment using semiconductor devices.

· Absolute Maximum Ratings

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of certain established limits, called absolute maximum ratings. Do not exceed these ratings.

Recommended Operating Conditions

Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their sales representative beforehand.

Processing and Protection of Pins

These precautions must be followed when handling the pins which connect semiconductor devices to power supply and input/output functions.

(1) Preventing Over-Voltage and Over-Current Conditions

Exposure to voltage or current levels in excess of maximum ratings at any pin is likely to cause deterioration within the device, and in extreme cases leads to permanent damage of the device. Try to prevent such overvoltage or over-current conditions at the design stage.

(2) Protection of Output Pins

Shorting of output pins to supply pins or other output pins, or connection to large capacitance can cause large current flows. Such conditions if present for extended periods of time can damage the device.

Therefore, avoid this type of connection.

(3) Handling of Unused Input Pins

Unconnected input pins with very high impedance levels can adversely affect stability of operation. Such pins should be connected through an appropriate resistance to a power supply pin or ground pin.

· Latch-up

Semiconductor devices are constructed by the formation of P-type and N-type areas on a substrate. When subjected to abnormally high voltages, internal parasitic PNPN junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred mA to flow continuously at the power supply pin. This condition is called latch-up.

CAUTION: The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following:

- (1) Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc.
- (2) Be sure that abnormal current flows do not occur during the power-on sequence.

Code: DS00-00004-1Ea

· Observance of Safety Regulations and Standards

Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

· Fail-Safe Design

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

· Precautions Related to Usage of Devices

FUJITSU SEMICONDUCTOR semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

2. Precautions for Package Mounting

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under FUJITSU SEMICONDUCTOR's recommended conditions. For detailed information about mount conditions, contact your sales representative.

· Lead Insertion Type

Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.

Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to FUJITSU SEMICONDUCTOR recommended mounting conditions.

If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.

· Surface Mount Type

Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges.

You must use appropriate mounting techniques. FUJITSU SEMICONDUCTOR recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with FUJITSU SEMICONDUCTOR ranking of recommended conditions.

Lead-Free Packaging

CAUTION: When ball grid array (BGA) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic soldering, junction strength may be reduced under some conditions of use.

· Storage of Semiconductor Devices

Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent, do the following:

- (1) Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product. Store products in locations where temperature changes are slight.
- (2) Use dry boxes for product storage. Products should be stored below 70% relative humidity, and at temperatures between 5°C and 30°C.

When you open Dry Package that recommends humidity 40% to 70% relative humidity.

- (3) When necessary, FUJITSU SEMICONDUCTOR packages semiconductor devices in highly moisture-resistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in their aluminum laminate bags for storage.
- (4) Avoid storing packages where they are exposed to corrosive gases or high levels of dust.

· Baking

Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the FUJITSU SEMICONDUCTOR recommended conditions for baking.

Condition: 125°C/24 h

Static Electricity

Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions:

- (1) Maintain relative humidity in the working environment between 40% and 70%. Use of an apparatus for ion generation may be needed to remove electricity.
- (2) Electrically ground all conveyors, solder vessels, soldering irons and peripheral equipment.
- (3) Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1 M Ω).

Wearing of conductive clothing and shoes, use of conductive floor mats and other measures to minimize shock loads is recommended.

- (4) Ground all fixtures and instruments, or protect with anti-static measures.
- (5) Avoid the use of styrofoam or other highly static-prone materials for storage of completed board assemblies.

3. Precautions for Use Environment

Reliability of semiconductor devices depends on ambient temperature and other conditions as described above.

For reliable performance, do the following:

(1) Humidity

Prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. If high humidity levels are anticipated, consider anti-humidity processing.

(2) Discharge of Static Electricity

When high-voltage charges exist close to semiconductor devices, discharges can cause abnormal operation. In such cases, use anti-static measures or processing to prevent discharges.

(3) Corrosive Gases, Dust, or Oil

Exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely affect the device. If you use devices in such conditions, consider ways to prevent such exposure or to protect the devices.

(4) Radiation, Including Cosmic Radiation

Most devices are not designed for environments involving exposure to radiation or cosmic radiation. Users should provide shielding as appropriate.

(5) Smoke, Flame

CAUTION: Plastic molded devices are flammable, and therefore should not be used near combustible substances. If devices begin to smoke or burn, there is danger of the release of toxic gases. Customers considering the use of FUJITSU SEMICONDUCTOR products in other special environmental conditions should consult with sales representatives.

Please check the latest handling precautions at the following URL. http://edevice.fujitsu.com/fj/handling-e.pdf

■ HANDLING DEVICES

Power supply pins

In products with multiple VCC and VSS pins, respective pins at the same potential are interconnected within the device in order to prevent malfunctions such as latch-up. However, all of these pins should be connected externally to the power supply or ground lines in order to reduce electromagnetic emission levels, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total output current rating.

Moreover, connect the current supply source with each Power supply pins and GND pins of this device at low impedance. It is also advisable that a ceramic capacitor of approximately $0.1~\mu F$ be connected as a bypass capacitor between each Power supply pins and GND pins near this device.


· Crystal oscillator circuit

Noise near the X0/X1 and X0A/X1A pins may cause the device to malfunction. Design the printed circuit board so that X0/X1, X0A/X1A pins, the crystal oscillator (or ceramic oscillator), and the bypass capacitor to ground are located as close to the device as possible.

It is strongly recommended that the PC board artwork be designed such that the X0/X1 and X0A/X1A pins are surrounded by ground plane as this is expected to produce stable operation.

· Using an external clock

When using an external clock, the clock signal should be input to the X0,X0A pin only and the X1,X1A pin should be kept open.




Handling when using Multi-function serial pin as I²C pin

If it is using multi-function serial pin as I^2C pins, P-ch transistor of digital output is always disable. However, I^2C pins need to keep the electrical characteristic like other pins and not to connect to external I^2C bus system with power OFF.

· C Pin

This series contains the regulator. Be sure to connect a smoothing capacitor (C_S) for the regulator between the C pin and the GND pin. Please use a ceramic capacitor or a capacitor of equivalent frequency characteristics as a smoothing capacitor.

However, some laminated ceramic capacitors have the characteristics of capacitance variation due to thermal fluctuation (F characteristics and Y5V characteristics). Please select the capacitor that meets the specifications in the operating conditions to use by evaluating the temperature characteristics of a capacitor. A smoothing capacitor of about $4.7\mu F$ would be recommended for this series.



· Mode pins (MD0)

Connect the MD pin (MD0) directly to VCC or VSS pins. Design the printed circuit board such that the pull-up/down resistance stays low, as well as the distance between the mode pins and VCC pins or VSS pins is as short as possible and the connection impedance is low, when the pins are pulled-up/down such as for switching the pin level and rewriting the Flash memory data. It is because of preventing the device erroneously switching to test mode due to noise.

Notes on power-on

Turn power on/off in the following order or at the same time. If not using the A/D converter, connect AVCC = VCC and AVSS = VSS.

Turning on : VCC \rightarrow USBVCC0 VCC \rightarrow USBVCC1 VCC \rightarrow ETHVCC VCC \rightarrow AVCC \rightarrow AVRH Turning off : USBVCC0 \rightarrow VCC USBVCC1 \rightarrow VCC ETHVCC \rightarrow VCC

 $AVRH \rightarrow AVCC \rightarrow VCC$

Serial Communication

There is a possibility to receive wrong data due to the noise or other causes on the serial communication. Therefore, design a printed circuit board so as to avoid noise.

Consider the case of receiving wrong data due to noise, perform error detection such as by applying a checksum of data at the end. If an error is detected, retransmit the data.

Differences in features among the products with different memory sizes and between Flash products and MASK products

The electric characteristics including power consumption, ESD, latch-up, noise characteristics, and oscillation characteristics among the products with different memory sizes and between Flash products and MASK products are different because chip layout and memory structures are different.


If you are switching to use a different product of the same series, please make sure to evaluate the electric characteristics.

· Base Timer

In the case of using ch.8 and ch.9 at I/O mode 1 (timer full mode), the TIOA09 pin cannot be used for external startup trigger input (TGIN).

Be sure to use the pin with making ESG1 and ESG2 bits of the Timer Control Register (Ch.9-TMCR) in the Base Timer to be "0b00" in order to disable trigger input.

■ BLOCK DIAGRAM



Note: The following items vary depending on the package.

- A) Number of external bus interface pin
- B) Number of 12-bit A/D converter channel

■ MEMORY SIZE

See "•Memory size" in " $\blacksquare PRODUCT\ LINEUP$ " to confirm the memory size.

■ MEMORY MAP

Memory Map (1)					
					Peripherals Area
				0x41FF_FFFF	i elipliciais Alea
			-	0,4111_11111	
			!		Reserved
			;		
			į	0x4006_9000	
	_			0x4006_7000	Ethernet-MAC1
	0xFFFF_FFFF		!	0x4006_6000	Ethernet-Control-Reg
		Reserved	l :	0x4006_4000	Ethernet-MAC0
	0xE010_0000		į	- 1	
		Cortex-M3 Private	;		Reserved
	0xE000_0000	Peripherals	!	0x4006_1000	
			l i	0x4006_0000	DMAC
			į		
			;	04005 0000	USB ch.1
			l :	0x4005_0000	
		External Device	l ;		USB ch.0
		Area	-	0x4004_0000	
			!	0x4003_F000	EXT-bus I/F
			l :		Danamuad
			į	0x4003_B000	Reserved
	0x6000_0000		<i>!</i>	0x4003_A000	Watch Counter
	0.0000_0000			0x4003_9000	CRC
		Reserved	l į	0x4003_8000	MFS
	0x4400_0000	110001704	1	0x4003_7000	Reserved
	0X1100_0000	32Mbyte	!		USB-Ethernet Clk Ctr
	0x4200_0000	Bit band alias		0x4003_5000	LVD Ctrl
	0X4200_0000		3	0x4003_4000	Reserved
	0x4000_0000	Peripherals		0x4003_3000	GPIO
	0X4000_0000		,	0x4003_3000 0x4003_2000	Reserved
		Reserved		0x4003_2000 0x4003_1000	Int-Req.Read
	0x2400_0000	recoured	i	0x4003_0000	EXTI
	0X2400_0000	32Mbyte	1	0x4002_F000	Reserved
	0x2200_0000	Bit band alias	}	0x4002_F000	CR Trim
	0x2200_0000	Dit Dariu alias	į	0X4002_L000	OK IIIII
		Dagamusad	1		Reserved
		Reserved	}	0x4002_8000	
1	0x2008_0000	00.444	į	0x4002_7000	A/DC
	0x2000_0000	SRAM1	}	0x4002_6000	QPRC
	0x1FFF_0000	SRAM0	ļ ,	0x4002_5000	Base Timer
	0.0040.0000	Reserved	i	0x4002_4000	PPG
Please refer to the next	0x0010_2000	O : (OD T :	i i	0x4002_3000	Reserved
page "∙Memory Map	0x0010_0000	Security/CR Trim	į į	0x4002_2000	MFT unit2
(2)" for the memory size			i	0x4002_1000	MFT unit1
detales.			1	0x4002_0000	MFT unit0
		On-chip Flash	}	0x4001_6000	Reserved
		·	į		Dual Timer
	0,,0000 0000		ì	0x4001_5000	Dual Timer
<u></u> <u></u>	0x0000_0000		.	0x4001_3000	Reserved
			į	0x4001_3000 0x4001_2000	SW WDT
			1	0x4001_2000 0x4001_2000	HW WDT
			1	0x4001_2000 0x4001_0000	Clock/Reset
			ì	0A4001_0000	CIUCK/RESEL
			i		Reserved
			1	0x4000_1000	
			:	0x4000_1000	
			Ϊ.	- 0x4000_1000 - 0x4000_0000	Flash I/F

Memory Map (2)

	MB9BF618S/T		MB9BF617S/T		MB9BF616S/T
0x2008_0000 0x2001_0000	Reserved	0x2008_0000	Reserved	0x2008_0000	Reserved
0x2000_0000	SRAM1 64kbyte	0x2000_C000	SRAM1 48kbyte	0x2000_8000 0x2000_0000	SRAM1 32kbyte
	SRAM0 64Kbyte	0x1FFF_4000	SRAM0 48kbyte	0x1FFF_8000	SRAM0 32kbyte
0x1FFF_0000	Reserved	0x0010_2000	Reserved	0x0010_2000	Reserved
0x0010_2000 0x0010_1000 0x0010_0000	CR trimming	0x0010_2000 0x0010_1000 0x0010_0000	CR trimming	0x0010_2000 0x0010_1000 0x0010_0000	CR trimming Security
	On-chip Flash	0x000C_0000	Reserved	0.0000.0000	Reserved
	1Mbyte		On-chip Flash 768Kbyte	0x0008_0000	On-chip Flash 512Kbyte
0x0000_0000		0x0000_0000		0x0000_0000	

● Peripheral Address Map							
Start address	End address	Bus	Peripherals				
0x4000_0000	0x4000_0FFF	AHB	Flash I/F register				
0x4000_1000	0x4000_FFFF	АПБ	Reserved				
0x4001_0000	0x4001_0FFF		Clock/Reset Control				
0x4001_1000	0x4001_1FFF		Hardware Watchdog timer				
0x4001_2000	0x4001_2FFF	APB0	Software Watchdog timer				
0x4001_3000	0x4001_4FFF	Arbu	Reserved				
0x4001_5000	0x4001_5FFF		Dual-Timer Dual-Timer				
0x4001_6000	0x4001_FFFF		Reserved				
0x4002_0000	0x4002_0FFF		Multi-function timer unit0				
0x4002_1000	0x4002_1FFF		Multi-function timer unit1				
0x4002_2000	0x4002_3FFF		Multi-function timer unit2				
0x4002_4000	0x4002_4FFF		PPG				
0x4002_5000	0x4002_5FFF	APB1	Base Timer				
0x4002_6000	0x4002_6FFF	AIDI	Quadrature Position/Revolution Counter (QPRC)				
0x4002_7000	0x4002_7FFF		A/D Converter				
0x4002_8000	0x4002_DFFF		Reserved				
0x4002_E000	0x4002_EFFF		Internal CR trimming				
0x4002_F000	0x4002_FFFF		Reserved				
0x4003_0000	0x4003_0FFF		External Interrupt Controller				
0x4003_1000	0x4003_1FFF		Interrupt Request Batch-Read Function				
0x4003_2000	0x4003_2FFF		Reserved				
0x4003_3000	0x4003_3FFF		GPIO				
0x4003_4000	0x4003_4FFF		Reserved				
0x4003_5000	0x4003_5FFF		Low Voltage Detector				
0x4003_6000	0x4003_6FFF	APB2	USB-Ethernet clock generator				
0x4003_7000	0x4003_7FFF		Reserved				
0x4003_8000	0x4003_8FFF		Multi-function serial Interface				
0x4003_9000	0x4003_9FFF		CRC				
0x4003_A000	0x4003_AFFF		Watch Counter				
0x4003_B000	0x4003_EFFF		Reserved				
0x4003_F000	0x4003_FFFF		External bus I/F				
0x4004_0000	0x4004_FFFF		USB ch.0				
0x4005_0000	0x4005_FFFF		USB ch.1				
0x4006_0000	0x4006_0FFF		DMAC register				
0x4006_1000	0x4006_3FFF	AHB	Reserved				
0x4006_4000	0x4006_5FFF		Ethernet-MAC ch.0				
0x4006_6000	0x4006_6FFF		Ethernet-MAC setting Register				
0x4006_7000	0x4006_8FFF		Ethernet-MAC ch.1				
0x4006_9000	0x41FF_FFFF		Reserved				

■ PIN STATUS IN EACH CPU STATE

The terms used for pin status have the following meanings.

• INITX=0

This is the period when the INITX pin is the "L" level.

INITX=1

This is the period when the INITX pin is the "H" level.

• SPL=0

This is the status that standby pin level setting bit (SPL) in standby mode control register (STB_CTL) is set to "0".

· SPL=1

This is the status that standby pin level setting bit (SPL) in standby mode control register (STB_CTL) is set to "1".

· Input enabled

Indicates that the input function can be used.

• Internal input fixed at "0"

This is the status that the input function cannot be used. Internal input is fixed at "L".

· Hi-Z

Indicates that the output drive transistor is disabled and the pin is put in the Hi-Z state.

· Setting disabled

Indicates that the setting is disabled.

· Maintain previous state

Maintains the state that was immediately prior to entering the current mode. If a built-in peripheral function is operating, the output follows the peripheral function. If the pin is being used as a port, that output is maintained.

· Analog input is enabled

Indicates that the analog input is enabled.

· Trace output

Indicates that the trace function can be used.

List of Pin Status

	or r iii Otatas	Power-on reset		Device	Run mode or		
Pin		or low-voltage detection state	INITX input state	internal reset state	sleep mode state		or sleep mode ate
status type	Function group	Power supply unstable	Power sup	oply stable	Power supply stable	Power sup	oply stable
		-	INITX=0	INITX=1	INITX=1	INIT	
		-	-	-	-	SPL=0	SPL=1
	GPIO selected	Setting	Setting	Setting	Maintain	Maintain	Hi-Z/
		disabled	disabled	disabled	previous	previous	Internal
A					state	state	input fixed at "0"
	Main crystal	Input	Input	Input	Input	Input	Input
	oscillator input pin	enabled	enabled	enabled	enabled	enabled	enabled
	GPIO selected	Setting	Setting	Setting	Maintain	Maintain	Hi-Z/
		disabled	disabled	disabled	previous	previous	Internal
					state	state	input fixed
							at "0"
B	Main crystal	Hi-Z/	Hi-Z/	Hi-Z/	Maintain	Maintain	Maintain
В	oscillator output	Internal input	Internal	Internal	previous	previous	previous
	pin	fixed at "0"/	input fixed	input fixed	state	state/ Hi-Z	state/ Hi-Z
		or Input	at "0"	at "0"		at oscillation	at oscillation
		enable				stop*1/	stop*1/
						Internal	Internal
						input fixed	input fixed
	INTERV.	D II /	D 11 /	D 11 /	D 11 /	at "0"	at "0"
	INITX input pin	Pull-up/	Pull-up/	Pull-up/	Pull-up/	Pull-up/	Pull-up/
C		Input	Input	Input	Input	Input	Input
	3.6.1.1.4.1.	enabled	enabled	enabled	enabled	enabled	enabled
D	Mode input pin	Input enabled	Input	Input	Input	Input	Input
	JTAG	Hi-Z	enabled	enabled	enabled Maintain	enabled Maintain	enabled Maintain
	selected	пі-2	Pull-up/ Input	Pull-up/ Input	previous	previous	previous
	selected		enabled	enabled	state	state	state
E	GPIO	Setting	Setting	Setting	state	state	Hi-Z/
L	selected	disabled	disabled	disabled			Internal
	sciected	disabled	disabled	disabled			input fixed
							at "0"
	Trace selected	Setting	Setting	Setting	Maintain	Maintain	Trace output
[External interrupt	disabled	disabled	disabled	previous	previous	Maintain
	enabled selected				state	state	previous
							state
F	GPIO	Hi-Z	Hi-Z/	Hi-Z/			Hi-Z/
	selected, or		Input	Input			Internal
	resource other		enabled	enabled			input fixed
	than above						at "0"
	selected						

Pin		Power-on reset or low-voltage detection state	INITX input state	Device internal reset state	Run mode or sleep mode state	Timer mode o	
status type	Function group	Power supply unstable		oply stable	Power supply stable	Power sup	• •
		-	INITX=0	INITX=1	INITX=1	INIT	
		-	-	-	-	SPL=0	SPL=1
	Trace selected	Setting	Setting	Setting	Maintain	Maintain	Trace output
		disabled	disabled	disabled	previous	previous	
G	GPIO selected,	Hi-Z	Hi-Z/	Hi-Z/	state	state	Hi-Z/
G	or resource other		Input	Input			Internal
	than above		enabled	enabled			input fixed
	selected						at "0"
	External interrupt	Setting	Setting	Setting	Maintain	Maintain	Maintain
	enabled selected	disabled	disabled	disabled	previous	previous	previous
					state	state	state
Н	GPIO selected,	Hi-Z	Hi-Z/	Hi-Z/			Hi-Z/
	or resource other		Input	Input			Internal
	than above		enabled	enabled			input fixed
	selected						at "0"
	GPIO selected,	Hi-Z	Hi-Z/	Hi-Z/	Maintain	Maintain	Hi-Z/
-	resource selected		Input	Input	previous	previous	Internal
I			enabled	enabled	state	state	input fixed
							at "0"
	NMIX selected	Setting	Setting	Setting	Maintain	Maintain	Maintain
		disabled	disabled	disabled	previous	previous	previous
					state	state	state
J	GPIO selected,	Hi-Z	Hi-Z/	Hi-Z/	1		Hi-Z/
	or resource other		Input	Input			Internal
	than above		enabled	enabled			input fixed
	selected						at "0"

		Power-on reset		Device	Run mode or		_
		or low-voltage	INITX input	internal reset	sleep mode		r sleep mode
Pin		detection state	state	state	state	Sta	ate
status type	Function group	Power supply unstable	Power sup	oply stable	Power supply stable	Power sup	oply stable
'.		-	INITX=0	INITX=1	INITX=1	INIT	X=1
		-	-	-	-	SPL=0	SPL=1
	Analog input	Hi-Z	Hi-Z/	Hi-Z/	Hi-Z/	Hi-Z/	Hi-Z/
	selected		Internal	Internal	Internal	Internal	Internal
			input fixed	input fixed	input fixed	input fixed	input fixed
			at "0"/	at "0"/	at "0"/	at "0"/	at "0"/
			Analog	Analog	Analog	Analog	Analog
K			input	input	input	input	input
			enabled	enabled	enabled	enabled	enabled
	GPIO selected,	Setting	Setting	Setting	Maintain	Maintain	Hi-Z/
	or resource other	disabled	disabled	disabled	previous	previous	Internal
	than above				state	state	input fixed
	selected						at "0"
	External interrupt	Setting	Setting	Setting	Maintain	Maintain	Maintain
	enabled selected	disabled	disabled	disabled	previous	previous	previous
					state	state	state
	Analog input	Hi-Z	Hi-Z/	Hi-Z/	Hi-Z/	Hi-Z/	Hi-Z/
	selected		Internal	Internal	Internal	Internal	Internal
			input fixed	input fixed	input fixed	input fixed	input fixed
T			at "0"/	at "0"/	at "0"/	at "0"/	at "0"/
L			Analog	Analog	Analog	Analog	Analog
			input	input	input	input	input
			enabled	enabled	enabled	enabled	enabled
	GPIO selected,	Setting	Setting	Setting	Maintain	Maintain	Hi-Z/
	or resource other	disabled	disabled	disabled	previous	previous	Internal
	than above				state	state	input fixed
	selected						at "0"
	GPIO selected	Setting	Setting	Setting	Maintain	Maintain	Hi-Z/
		disabled	disabled	disabled	previous	previous	Internal
					state	state	input fixed
M							at "0"
	Sub crystal	Input	Input	Input	Input	Input	Input
	oscillator input	enabled	enabled	enabled	enabled	enabled	enabled
	pin						
	P	l		L	l		

Pin		Power-on reset or low-voltage detection state	INITX input state	Device internal reset state	Run mode or sleep mode state	Timer mode o	-	
status type	Function group	Power supply unstable		oply stable	Power supply stable	Power supply stable		
		-	INITX=0	INITX=1	INITX=1	INIT		
		-	-	-	-	SPL=0	SPL=1	
	GPIO selected	Setting	Setting	Setting	Maintain	Maintain	Hi-Z/	
		disabled	disabled	disabled	previous	previous	Internal	
					state	state	input fixed	
							at "0"	
	Sub crystal	Hi-Z/	Hi-Z/	Hi-Z/	Maintain	Maintain	Maintain	
N	oscillator output	Internal input	Internal	Internal	previous	previous	previous	
11	pin	fixed at "0"/	input fixed	input fixed	state	state/ Hi-Z	state/ Hi-Z	
		or Input	at "0"	at "0"		at oscillation	at oscillation	
		enable				stop*2/	stop*2/	
						Internal	Internal	
						input fixed	input fixed	
						at "0"	at "0"	
	GPIO selected	Hi-Z	Hi-Z/	Hi-Z/	Maintain	Maintain	Hi-Z/	
			Input	Input	previous	previous	Internal	
			enabled	enabled	state	state	input fixed	
							at "0"	
	USB I/O pin	Setting	Setting	Setting	Maintain	Hi-Z at	Hi-Z at	
О		disabled	disabled	disabled	previous	transmission/	transmission/	
					state	Input	Input	
						enabled/	enabled/	
						Internal input	Internal input	
						fixed at "0"	fixed at "0"	
						at reception	at reception	
	Mode input pin	Input	Input	Input	Input	Input	Input	
	wiode input pin	enabled	enabled	enabled	enabled	enabled	enabled	
P		Setting	Setting	Setting	Maintain	Maintain	Hi-Z/	
	GPIO selected	disabled	disabled	disabled	previous	previous	Input	
		uisabieu	uisabieu	disabled	state	state	enabled	
	Ethernet input or	Setting	Setting	Setting			Maintain	
	output	disabled	disabled	disabled			previous	
	selected*3	disabled	disabled	disabled	Maintain	Maintain	state	
Q	GPIO selected,		Hi-Z/	Hi-Z/	previous	previous	Hi-Z/	
	or resource other	Hi-Z	Input	Input	state	state	Internal	
	than above	III-Z	enabled	enabled			input fixed	
	selected		Chabled	Chabica			at "0"	
	Ethernet input or							
	output pin	Setting	Setting	Setting			Maintain	
	selected*3	disabled	disabled	disabled			previous	
	External interrupt	disabled	disubled	disabled	Maintain	Maintain	state	
R	enabled selected				previous	previous		
	GPIO selected,		Hi-Z/	Hi-Z/	state	state	Hi-Z/	
	or resource other	Hi-Z	Input	Input			Internal	
	than above	111-2	enabled	enabled			input fixed	
	selected	d at Cub timan m	Chablea	ad CD times m	ada and STO		at "0"	

^{*1 :} Oscillation is stopped at Sub timer mode, Low-speed CR timer mode, and STOP mode.

74

^{*2 :} Oscillation is stopped at STOP mode. *3 : When selected by EPFR14.E_SPLC register.

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

Davamatav	Cymahal	Ra	ating	المالا	Demonto
Parameter	Symbol	Min	Max	Unit	Remarks
Power supply voltage*1,*2	Vcc	Vss - 0.5	Vss + 6.5	V	
Power supply voltage (for USB ch.0) $*^{1,*3}$	USBVcc0	Vss - 0.5	Vss + 6.5	V	
Power supply voltage (for USB ch.1) *1,*3	USBVcc1	Vss - 0.5	Vss + 6.5	V	
Power supply voltage (for Ethernet)*1,*4	ETHVcc	Vss - 0.5	Vss + 6.5	V	
Analog power supply voltage* ^{1,*5}	AVcc	Vss - 0.5	Vss + 6.5	V	
Analog reference voltage*1,*5	AVRH	Vss - 0.5	Vss + 6.5	V	
		Vss - 0.5	Vcc + 0.5 (≤ 6.5V)	V	Except for USB pin and Ethernet-MAC pin
Input voltage*1	$V_{\rm I}$	Vss - 0.5	USBVcc0 + 0.5 (≤ 6.5V)	V	USB ch.0 pin
		Vss - 0.5	USBVcc1 + 0.5 (≤ 6.5V)	V	USB ch.1 pin
		Vss - 0.5	ETHVcc + 0.5 (≤ 6.5V)	V	Ethernet-MAC pin
		Vss - 0.5	Vss + 6.5	V	5V tolerant
Analog pin input voltage*1	V_{IA}	Vss - 0.5	AVcc + 0.5 (≤ 6.5V)	V	
Output voltage*1	Vo	Vss - 0.5	Vcc + 0.5 (≤ 6.5V)	V	
			10	mA	4mA type
"L" level maximum output current*6	I_{OL}	-	20	mA	8mA type
			20	mA	12mA type
			4	mA	4mA type
"L" level average output current* ⁷	I_{OLAV}	-	8	mA	8mA type
			12	mA	12mA type
"L" level total maximum output current	$\sum I_{OL}$	-	100	mA	
"L" level total average output current*8	$\sum I_{OLAV}$	-	50	mA	
			- 10	mA	4mA type
"H" level maximum output current*6	I_{OH}	_	- 20	mA	8mA type
-			- 20	mA	12mA type
			- 4	mA	4mA type
"H" level average output current* ⁷	I_{OHAV}	_	- 8	mA	8mA type
			- 12	mA	12mA type
"H" level total maximum output current	$\sum I_{OH}$	-	- 100	mA	
"H" level total average output current*8	$\sum I_{OHAV}$	-	- 50	mA	
Power consumption	P_{D}	-	1000	mW	
Storage temperature	T_{STG}	- 55	+ 150	°C	

^{*1 :} These parameters are based on the condition that Vss = AVss = 0.0V.

^{*2:} Vcc must not drop below Vss - 0.5V.

^{*3:} USBVcc0 and USBVcc1 must not drop below Vss - 0.5V.

^{*4:} ETHVcc must not drop below Vss - 0.5V.

^{*5:} Ensure that the voltage does not to exceed Vcc + 0.5 V, for example, when the power is turned on.

^{*6:} The maximum output current is the peak value for a single pin.

^{*7:} The average output is the average current for a single pin over a period of 100 ms.

^{*8:} The total average output current is the average current for all pins over a period of 100 ms.

<WARNING>

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended Operating Conditions

(Vss = AVss = 0.0V)

Por	Parameter		Conditions	Va	alue	Unit	Remarks
Fai	ametei	Symbol	Conditions	Min	Max	Offic	Remarks
Power supply voltage		Vcc	-	2.7	5.5	V	
Power supply (3V power sup	-	USBVcc0		3.0	3.6 (≤ Vcc)	V	*1
USB ch.0	ургу) тог	CSBVCCO	_	2.7	5.5 (≤ Vcc)	•	*2
Power supply (3V power sup	-	USBVcc1		3.0	3.6 (≤ Vcc)	V	*3
USB ch.1	<i>эргу)</i> тог	OSBVCCI	-	2.7	5.5 (≤ Vcc)	v	*4
				3.0	3.6 (≤ Vcc)		*5
Power supply Ethernet	voltage for	ETHVcc	-	4.5	5.5 (≤ Vcc)	V	*5
				2.7	5.5 (≤ Vcc)		*6
Analog power	supply voltage	AVcc	-	2.7	5.5	V	AVcc = Vcc
Analog reference voltage		AVRH	=	2.7	AVcc	V	
Smoothing capacitor		C_{S}	=	1	10	μF	for Regulator *7
Operating temperature	FPT-144P-M08, FPT-176P-M07, BGA-192P-M06	Та	When mounted on four-layer PCB	- 40	+ 85	°C	

^{*1:} When P81/UDP0 and P80/UDM0 pin are used as USB (UDP0, UDM0).

<WARNING>

The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

^{*2:} When P81/UDP0 and P80/UDM0 pin are used as GPIO (P81, P80).

^{*3:} When P83/UDP1 and P82/UDM1 pin are used as USB (UDP1, UDM1).

^{*4:} When P83/UDP1 and P82/UDM1 pin are used as GPIO (P83, P82).

^{*5:} When the pins in "•Ethernet-MAC pins" except P62/E_PPS0_PPS1/SCK5_0/ADTG_3 pin are used as Ethernet-MAC pin.

^{*6:} When the pins in "•Ethernet-MAC pins" except P62/E_PPS0_PPS1/SCK5_0/ADTG_3 pin are used as function pins other than Ethernet-MAC pin.

^{*7:} See "●C pin" in "■HANDLING DEVICES" for the connection of the smoothing capacitor.

• Ethernet-MAC pins

Pin Name	Ethernet-MAC function	Except for Ethernet-MAC function	Power Supply type
P62/E_PPS0_PPS1/SCK5_0/ADTG_3	E_PPS0_PPS1*	P62 /SCK5_0/ADTG_3	Vcc
PC0/E_RXER0_RXDV1	E_RXER0_RXDV1	PC0	
PC1/E_RX03_RX11	E_RX03_RX11	PC1	
PC2/E_RX02_RX10	E_RX02_RX10	PC2	
PC3/E_RX01/TIOA06_1	E_RX01	PC3/TIOA06_1	
PC4/E_RX00/TIOA08_2	E_RX00	PC4/TIOA08_2	
PC5/E_RXDV0/TIOA10_2	E_RXDV0	PC5/TIOA10_2	
PC6/E_MDIO0/TIOA14_0	E_MDIO0	PC6/TIOA14_0	=
PC7/E_MDC0/CROUT_1	E_MDC0	PC7/CROUT_1	
PC8/E_RXCK0_REFCK	E_RXCK0_REFCK	PC8	
PC9/E_COL0	E_COL0	PC9	
PCA/E_CRS0	E_CRS0	PCA]
PCB/E_COUT	E_COUT	PCB	ETHVcc
PCC/E_MDIO1	E_MDIO1	PCC	
PCD/E_TCK0_MDC1	E_TCK0_MDC1	PCD	
PCE/E_TXER0_TXEN1/RTS4_0/ TIOB06_1	E_TXER0_TXEN	PCE/RTS4_0/TIOB06_1	
PCF/E_TX03_TX11/CTS4_0/TIOB08_2	E_TX03_TX11	PCF/CTS4_0/TIOB08_2	
PD0/E_TX02_TX10/SCK4_0/TIOB10_2/ INT30_1	E_TX02_TX10	PD0/SCK4_0/TIOB10_2/ INT30_1	
PD1/E_TX01/SOT4_0/TIOB14_0/INT31_1	E_TX01	PD1/SOT4_0/TIOB14_0/ INT31_1	
PD2/E_TX00/SIN4_0/TIOA03_2/INT00_2	E_TX00	PD2/TIOA03_2/INT00_2	
PD3/E_TXEN0/TIOB03_2	E_TXEN0	PD3/TIOB03_2	

^{*:} It is used to confirm the PTP counter cycle in Ethernet-MAC by wave forms.

3. DC Characteristics

(1) Current Rating

 $(\text{Vcc} = \text{AVcc} = \text{USBVcc0} = \text{USBVcc1} = \text{ETHVcc} = 2.7\text{V to } 5.5\text{V}, \text{Vss} = \text{AVss} = 0\text{V}, \text{Ta} = -40^{\circ}\text{C to} + 85^{\circ}\text{C})$

Parameter	Symbol	Pin	Conditions		Value		Unit	Remarks																											
raiametei	Symbol	name	Conditions	Min	Тур	Max	Offic	Remarks																											
		VCC	Normal operation	-	100	180	mA	CPU: 144MHz, Peripheral: 72MHz, Flash 2Wait, TraceBuffer: ON, FRWTR.RWT = 10, FSYNDN.SD = 000, FBFCR.BE = 1 *1																											
	Icc		(PLL)	-	65	135	mA	CPU: 72MHz, Peripheral: 72MHz, Flash 0Wait, TraceBuffer: OFF, FRWTR.RWT = 00, FSYNDN.SD = 000, FBFCR.BE = 0 *1																											
Power supply			Normal operation (high-speed internal CR)	-	6	57.8	mA	CPU/ Peripheral : 4MHz* ² , Flash 0Wait, FRWTR.RWT = 00, FSYNDN.SD = 000 *1																											
current									Normal operation (sub oscillation)	-	1.3	51.7	mA	CPU/ Peripheral : 32kHz, Flash 0Wait, FRWTR.RWT = 00, FSYNDN.SD = 000 *1																					
			SLEEP operation (PLL)	-	30	89	mA	Peripheral : 72MHz *1																											
	Iccs		SLEEP operation (high-speed internal CR)	ı	4.5	55.9	mA	Peripheral : 4MHz *1, *2																											
	ices		SLEEP operation (sub oscillation)	-	1.2	51.6	mA	Peripheral : 32kHz *1																											
			SLEEP operation (low-speed internal CR)	-	1.2	51.6	mA	Peripheral : 100kHz *1																											

Parameter	Symbol	Pin	Conditions		Value		Unit	Remarks
Farameter	Symbol	name	Conditions	Min	Тур	Max	o iii	Remarks
Power	ī		amo	-	1	5	mA	Ta = + 25°C, When LVD is off *1
	I_{CCH}		STOP mode	1	1	50	mA	Ta = +85°C, When LVD is off *1
supply current	I_{CCT}	VCC	TIMER mode (sub oscillation)	ı	1.1	5	mA	Ta = + 25°C, When LVD is off *1
				ı	ı	50	mA	Ta = +85°C, When LVD is off *1
Low-voltage detection circuit (LVD) power supply current	I _{CCLVD}		At operation	-	4	7	μΑ	For occurrence of interrupt

^{*1:} When all ports are fixed, Ethernet is stopped.

^{*2:} When setting it to 4MHz by trimming.

(2) Pin Characteristics

 $(Vcc = USBVcc0 = USBVcc1 = ETHVcc = AVcc = 2.7V \ to \ 5.5V, \ Vss = AVss = 0V, \ Ta = -40^{\circ}C \ to + 85^{\circ}C)$

Parameter	Symbol	Pin name	Conditions		Valu	е	Unit	Remarks
Farameter	Symbol	FIIIIIaiiie	Conditions	Min	Тур	Max	Offic	INGIIIAINS
"H" level		CMOS hysteresis input pin, MD0, MD1	-	Vcc (ETHVcc) × 0.8	1	Vcc (ETHVcc) + 0.3	V	*1
voltage (hysteresis input)	V _{IHS}	5V tolerant input pin	-	Vcc × 0.8	-	Vss + 5.5	V	
		TTL Schmitt input pin	-	2.0	1	ETHVcc + 0.3	V	
"L" level		CMOS hysteresis input pin, MD0, MD1	-	Vss - 0.3	-	Vcc (ETHVcc) × 0.2	V	*1
voltage (hysteresis	V _{ILS}	5V tolerant input pin	-	Vss - 0.3	ı	$Vcc \times 0.2$	V	
input)		TTL Schmitt input pin	-	Vss - 0.3	-	0.8	v	
"H" level output voltage		4mA type	$Vcc (ETHVcc) \ge 4.5 \text{ V},$ $I_{OH} = -4mA$ $Vcc (ETHVcc) < 4.5 \text{ V},$ $I_{OH} = -2mA$	Vcc (ETHVcc) - 0.5	-	Vcc (ETHVcc)	V	*1
	V_{OH}	8mA type	$ETHVcc \ge 4.5 \text{ V},$ $I_{OH} = -8\text{mA}$ $ETHVcc < 4.5 \text{ V},$ $I_{OH} = -4\text{mA}$	ETHVcc - 0.5	-	ETHVcc	V	*1
		12mA type	$Vcc \ge 4.5 \text{ V},$ $I_{OH} = -12\text{mA}$ $Vcc < 4.5 \text{ V},$ $I_{OH} = -8\text{mA}$	Vcc - 0.5	1	Vcc	V	
		The pin doubled as USB I/O	$\begin{array}{c} USBVcc \geq 4.5 \text{ V}, \\ I_{OH} = -20.5\text{mA} \\ USBVcc < 4.5 \text{ V}, \\ I_{OH} = -13.0\text{mA} \end{array}$	USBVcc - 0.4	-	USBVcc	V	*2

D	0	Pin	O a sa diti a sa a		Value		11	D
Parameter	Symbol	name	Conditions	Min	Тур	Max	Unit	Remarks
		4mA type	$Vcc (ETHVcc) \ge 4.5 \text{ V},$ $I_{OL} = 4\text{mA}$ $Vcc (ETHVcc) < 4.5 \text{ V},$ $I_{OL} = 2\text{mA}$	Vss	-	0.4	V	*1
"L" level	$ m V_{OL}$	8mA type	$ETHVcc \ge 4.5 \text{ V},$ $I_{OL} = 8mA$ $ETHVcc < 4.5 \text{ V},$ $I_{OL} = 4mA$	Vss	-	0.4	V	*1
output voitage		12mA type	$Vcc \ge 4.5 \text{ V},$ $I_{OL} = 12\text{mA}$ $Vcc < 4.5 \text{ V},$ $I_{OL} = 8\text{mA}$	Vss	-	0.4	V	
		The pin doubled as USB I/O	$USBVcc \ge 4.5 \text{ V},$ $I_{OL} = 18.5 \text{mA}$ $USBVcc < 4.5 \text{ V},$ $I_{OL} = 10.5 \text{mA}$	Vss	-	0.4	V	*2
Input leak current	I_{IL}	-	-	- 5	-	+ 5	μΑ	
Pull-up		D 11	$Vcc \ge 4.5 V$	25	50	100	1.0	
resistance value	R_{PU}	Pull-up pin	Vcc < 4.5 V	30	80	200	kΩ	
Input capacitance	$C_{ m IN}$	Other than VCC, USBVCC0, USBVCC1, ETHVCC, VSS, AVCC, AVSS, AVRH	-	-	5	15	pF	

^{*1:} The power supply type varies depending on the pin position.

For example, power supply A (power supply B) shows that either of power supply A or power supply B becomes a power supply voltage.

^{*2:} USBVcc0 and USBVcc1 are described as USBVcc.

4. AC Characteristics


(1) Main Clock Input Characteristics

 $(Vcc = 2.7V \text{ to } 5.5V, Vss = 0V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$

Develope	Currelle el	Pin	O = = = :4: = = =		lue		Demonstra
Parameter	Symbol	name	Conditions	Min	Max	Unit	Remarks
			$Vcc \ge 4.5V$	4	50	MHz	When crystal oscillator
Input frequency	F_{CH}		Vcc < 4.5V	4	20	WILIZ	is connected
input frequency	1 CH		$Vcc \ge 4.5V$	4	50	MHz	When using external
			Vcc < 4.5V	4	20	WILL	clock
Input clock cycle	t_{CYLH}	X0,	$Vcc \ge 4.5V$	20	250	ns	When using external
input clock cycle	CYLH	X1	Vcc < 4.5V	50	250	113	clock
Input clock pulse	_		Pwh/tcylh,	45	55	%	When using external
width			Pwl/tcylh	15	33	70	clock
Input clock rise	$t_{CF,}$			_	5	ns	When using external
time and fall time	t_{CR}				3	115	clock
	F_{CM}	1	-	-	144	MHz	Master clock
	F_{CC}	_	_	_	144	MHz	Base clock
Internal operating	1 CC	-	_		177	WILLS	(HCLK/FCLK)
clock*1 frequency	F_{CP0}	-	-	-	72	MHz	APB0 bus clock*2
	F_{CP1}	ı	-	-	72	MHz	APB1 bus clock* ²
	F_{CP2}	1	-	-	72	MHz	APB2 bus clock* ²
	t			6.94		ne	Base clock
Internal operating clock* ¹ cycle time	t _{CYCC}	1	-	0.94	-	ns	(HCLK/FCLK)
	t_{CYCP0}	i	-	13.8	-	ns	APB0 bus clock*2
	t_{CYCP1}	-	-	13.8	-	ns	APB1 bus clock*2
	t_{CYCP2}	ı	-	13.8	-	ns	APB2 bus clock*2

^{*1:} For more information about each internal operating clock, see "Chapter: Clock" in "FM3 Family PERIPHERAL MANUAL".


^{*2:} For about each APB bus which each peripheral is connected to, see "BLOCK DIAGRAM" in this data sheet.



(2) Sub Clock Input Characteristics

 $(Vcc = 2.7V \text{ to } 5.5V, Vss = 0V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$

Parameter	Symbol	Pin	Conditions		Value		Unit	Remarks
Farameter	Symbol	name	Conditions	Min	Тур	Max	וווס	Remarks
Input frequency	1/t _{CYLL}		-	-	32.768	1	kHz	When crystal oscillator is connected
		X0A,	-	32	-	100	kHz	When using external clock
Input clock cycle	t _{CYLL}	X1A	-	10	1	31.25	μs	When using external clock
Input clock pulse width	-		Pwh/tcyll, Pwl/tcyll	45	-	55	%	When using external clock



(3) Internal CR Oscillation Characteristics

• High-speed Internal CR

 $(Vcc = 2.7V \text{ to } 5.5V, Vss = 0V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$

Parameter	Symbol	Conditions		Value		Unit	Remarks	
Farameter	Symbol	Conditions	Min	Тур	Max	Offic		
		$Ta = +25^{\circ}C$	3.96	4	4.04			
Clock frequency	F_{CRH}	$Ta = 0^{\circ}C \text{ to } + 70^{\circ}C$	3.84	4	4.16	MHz	When trimming*	
Clock frequency	- CKH	$Ta = -40^{\circ}C \text{ to} + 85^{\circ}C$	3.8	4	4.2	11112		
		$Ta = -40^{\circ}C \text{ to} + 85^{\circ}C$	3	4	5		When not trimming	

^{*:} In the case of using the values in CR trimming area of Flash memory at shipment for frequency trimming.

· Low-speed Internal CR

 $(Vcc = 2.7V to 5.5V, Vss = 0V, Ta = -40^{\circ}C to + 85^{\circ}C)$

Parameter	Symbol	Conditions		Value		Unit	Remarks
			Min	Тур	Max	Offic	Nemaiks
Clock frequency	F_{CRL}	-	50	100	150	kHz	

(4-1) Operating Conditions of Main and USB/Ethernet PLL (In the case of using main clock for input of PLL)

 $(Vcc = 2.7V \text{ to } 5.5V, Vss = 0V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$

Parameter	Symbol	Value			- Unit	Remarks
Faianietei	Symbol	Min	Тур	Max	Offic	Remarks
PLL oscillation stabilization wait time* ¹ (LOCK UP time)	t _{LOCK}	100	-	-	μs	
PLL input clock frequency	F_{PLLI}	4	-	16	MHz	
PLL multiple rate	-	13	-	75	multiple	
PLL macro oscillation clock frequency	F_{PLLO}	200	-	300	MHz	
Main PLL clock frequency* ²	F _{CLKPLL}	-	-	144	MHz	
USB/Ethernet clock frequency* ³	F _{CLKSPLL}	-	-	50	MHz	After the M frequency division

^{*1:} Time from when the PLL starts operating until the oscillation stabilizes.

(4-2) Operating Conditions of Main PLL (In the case of using high-speed internal CR)

 $(Vcc = 2.7V to 5.5V, Vss = 0V, Ta = -40^{\circ}C to + 85^{\circ}C)$

Doromotor	Symbol	Value			Unit	Remarks	
Parameter	Symbol	Min	Тур	Max	O III	Remarks	
PLL oscillation stabilization wait time* ¹ (LOCK UP time)	t _{LOCK}	100	-	-	μs		
PLL input clock frequency	F_{PLLI}	3.8	4	4.2	MHz		
PLL multiple rate	-	50	-	71	multiple		
PLL macro oscillation clock frequency	F_{PLLO}	190	-	300	MHz		
Main PLL clock frequency* ²	F_{CLKPLL}	1	_	144	MHz		

^{*1:} Time from when the PLL starts operating until the oscillation stabilizes.

Note: It needs to input to PLL by internal CR trimming frequency.

^{*2:} For more information about Main PLL clock (CLKPLL), see "Chapter: Clock" in "FM3 Family PERIPHERAL MANUAL".

^{*3:} For more information about USB/Ethernet clock, see "Chapter: USB/Ethernet Clock Generation" in "FM3 Family PERIPHERAL MANUAL Communication Macro Part".

^{*2:} For more information about Main PLL clock (CLKPLL), see "Chapter: Clock" in "FM3 Family PERIPHERAL MANUAL".

(5) Reset Input Characteristics


 $(Vcc = 2.7V \text{ to } 5.5V, Vss = 0V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$

Parameter	Symbol	Pin	Conditions	Va	lue	Unit	Remarks
Farameter	Cymbol	name	Conditions	Min	Max	Onic	rtemants
Reset input time	t _{INITX}	INITX	-	500	-	ns	

(6) Power-on Reset Timing

 $(Vcc = 2.7V \text{ to } 5.5V, Vss = 0V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$

Doromotor	Symbol	Pin	Val	ue	Unit	Remarks	
Parameter	Symbol	name	Min	Max	Offic		
Power supply rising time	Tr	VCC	0	-	ms		
Power supply shut down time	Toff	VCC	1	ı	ms		



(7) External Bus Timing


· External bus clock output characteristics

 $(Vcc = 2.7V \text{ to } 5.5V, Vss = 0V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$

Parameter	Symbol Pin name	Conditions	Va	Unit		
		FIII IIailie	Conditions	Min	Max	Uill
Output frequency	4	MCLKOUT*1	Vcc ≥ 4.5 V	-	50* ²	MHz
	CYCLE	WICLKOUT	Vcc < 4.5 V	_	32*3	MHz

- *1: External bus clock (MCLKOUT) is divided clock of HCLK.

 For more information about setting of clock divider, see "Chapter: External Bus Interface" in "FM3 Family PERIPHERAL MANUAL".
- *2: When AHB bus clock frequency is more than 100MHz, the divider setting for MCLKOUT must be more than 4.
- *3: When AHB bus clock frequency is more than 64MHz, the divider setting for MCLKOUT must be more than 4.



• External bus signal input/output characteristics

 $(Vcc = 2.7V \text{ to } 5.5V, Vss = 0V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$


Parameter	Symbol	Conditions	Value	Unit	Remarks
Signal input characteristics	V_{IH}		$0.8 \times V_{CC}$	V	
Signal input characteristics	$ m V_{IL}$		$0.2 \times V_{CC}$	V	
Cional autout aliamatanistica	V_{OH}	-	$0.8 \times V_{CC}$	V	
Signal output characteristics	V _{OL}		$0.2 \times V_{CC}$	V	

• Separate Bus Access Asynchronous SRAM Mode

 $(Vcc = 2.7V to 5.5V, Vss = 0V, Ta = -40^{\circ}C to + 85^{\circ}C)$

Doromotor	Cymbol	Din nama		Va	lue	
Parameter	Symbol	Pin name	Conditions	Min	Max	Unit
MOEX Min pulse width	t _{OEW}	MOEX	Vcc ≥ 4.5V Vcc < 4.5V	MCLK×n-3	-	ns
$MCSX \downarrow \rightarrow Address$	toor	MCSX[7:0],	$Vcc \ge 4.5V$	-9	+9	ns
output delay time	t _{CSL-AV}	MAD[24:0]	Vcc < 4.5V	-12	+12	113
$MOEX \uparrow \rightarrow$	t _{OEH - AX}	MOEX,	$Vcc \ge 4.5V$	0	MCLK×m+9	ns
Address hold time	OEH - AX	MAD[24:0]	Vcc < 4.5V		MCLK×m+12	113
$MCSX \downarrow \rightarrow$	ton one		$Vcc \ge 4.5V$	MCLK×m-9	MCLK×m+9	ns
MOEX ↓ delay time	t _{CSL - OEL}	MOEX,	Vcc < 4.5V	MCLK×m-12	MCLK×m+12	113
$MOEX \uparrow \rightarrow$	torus ans	MCSX[7:0]	$Vcc \ge 4.5V$	0	MCLK×m+9	ns
MCSX ↑ time	t _{OEH - CSH}		Vcc < 4.5V	U	MCLK×m+12	113
$MCSX \downarrow \rightarrow$		MCSX,	$Vcc \ge 4.5V$	MCLK×m-9	MCLK×m+9	ns
MDQM ↓ delay time	t _{CSL - RDQML}	MDQM[1:0]	Vcc < 4.5V	MCLK×m-12	MCLK×m+12	118
Data set up →		MOEX,	$Vcc \ge 4.5V$	20	-	ne
MOEX ↑ time	t _{DS - OE}	MADATA[15:0]	Vcc < 4.5V	38	-	ns
$MOEX \uparrow \rightarrow$	+	MOEX,	$Vcc \ge 4.5V$	0	_	ns
Data hold time	t _{DH - OE}	MADATA[15:0]	Vcc < 4.5V	Ü	-	113
MWEX	+	MWEX	$Vcc \ge 4.5V$	MCLW 2		
Min pulse width	$t_{ m WEW}$	WWEX	Vcc < 4.5V	MCLK×n-3	-	ns
$MWEX \uparrow \to Address$.	MWEX,	$Vcc \ge 4.5V$	0	MCLK×m+9	ne
output delay time	t _{WEH - AX}	MAD[24:0]	Vcc < 4.5V	U	MCLK×m+12	ns
$MCSX \downarrow \rightarrow$	+		$Vcc \ge 4.5V$	MCLK×n-9	MCLK×n+9	ns
MWEX ↓ delay time	t _{CSL - WEL}	MWEX,	Vcc < 4.5V	MCLK×n-12	MCLK×n+12	115
$MWEX \uparrow \rightarrow$	+	MCSX[7:0]	$Vcc \ge 4.5V$	0	MCLK×m+9	ne
MCSX ↑ delay time	t _{WEH - CSH}		Vcc < 4.5V	Ü	MCLK×m+12	ns
$MCSX \downarrow \rightarrow$	4	MCSX,	$Vcc \ge 4.5V$	MCLK×n-9	MCLK×n+9	
MDQM ↓ delay time	t _{CSL-WDQML}	MDQM[1:0]	Vcc < 4.5V	MCLK×n-12	MCLK×n+12	ns
$MWEX \downarrow \rightarrow$	+		$Vcc \ge 4.5V$	-9	+9	ne
Data output time	t _{WEL - DV}	MWEX,	Vcc < 4.5V	-12	+12	ns
$MWEX \uparrow \rightarrow$	t	MADATA[15:0]	$Vcc \ge 4.5V$	0	MCLK×m+9	ne
Data hold time	t _{WEH - DX}	20 F (0)	Vcc < 4.5V	U	MCLK×m+12	ns

Note: When the external load capacitance = 30pF. (m = 0 to 15, n = 1 to 16)




• Separate Bus Access Synchronous SRAM Mode

 $(Vcc = 2.7V \text{ to } 5.5V, Vss = 0V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$

Doromotor	Cymbol	Din nama	Conditions		lue	Unit	
Parameter	Symbol	Pin name	Conditions	Min	Max	Unit	
Address delay time	t	MCLK,	$Vcc \ge 4.5V$	1	9	ns	
Address delay time	t_{AV}	MAD[24:0]	Vcc < 4.5V	1	12	118	
	tan		$Vcc \ge 4.5V$	1	9	ns	
MCSX delay time	t _{CSL}	MCLK,	Vcc < 4.5V	1	12	113	
1.10011 doing time	t _{CSH}	MCSX[7:0]	$Vcc \ge 4.5V$	1	9	ns	
	CSH		Vcc < 4.5V	1	12	113	
	$t_{ m REL}$		$Vcc \ge 4.5V$	1	9	ns	
MOEX delay time	KEL	MCLK,	Vcc < 4.5V	1	12		
Wioliza delay time	t_{REH}	MOEX	$Vcc \ge 4.5V$	1	9	ns	
	*REH		Vcc < 4.5V	1	12	113	
Data set up →	$t_{ m DS}$	MCLK,	$Vcc \ge 4.5V$	19		ns	
MCLK ↑ time	US	MADATA[15:0]	Vcc < 4.5V	37	-	113	
$MCLK \uparrow \rightarrow$	t _{DH}	MCLK,	$Vcc \ge 4.5V$	0		ns	
Data hold time	чон	MADATA[15:0]	Vcc < 4.5V	<u> </u>	-	113	
	$t_{ m WEL}$		$Vcc \ge 4.5V$	1	9	ns	
MWEX delay time	WEL	MCLK,	Vcc < 4.5V	1	12	113	
WW Lift delay time	$t_{ m WEH}$	MWEX	$Vcc \ge 4.5V$	1	9	ns	
	WEH		Vcc < 4.5V	1	12	113	
	$t_{ m DOML}$		$Vcc \ge 4.5V$	1	9	ns	
MDQM[1:0]	DQML	MCLK,	Vcc < 4.5V	1	12	115	
delay time	trouge	MDQM[1:0]	$Vcc \ge 4.5V$	1	9	ns	
	t _{DQMH}		Vcc < 4.5V	1	12	115	
$MCLK \uparrow \rightarrow$	t _{OD}	MCLK,	$Vcc \ge 4.5V$	1	18	ns	
Data output time	чор	MADATA[15:0]	Vcc < 4.5V	1	24	113	

Note: When the external load capacitance = 30pF.




• Multiplexed Bus Access Asynchronous SRAM Mode

 $(Vcc = 2.7V \text{ to } 5.5V, Vss = 0V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$

Parameter	Symbol	Pin name	Conditions	Va	Unit		
Farameter	Symbol	Fili liallie	Conditions	Min	Max		
Multiplexed	+		$Vcc \ge 4.5V$	0	10	ne	
address delay time	t _{ALE-CHMADV}	MALE,	Vcc < 4.5V	U	20	ns	
Multiplexed	+	MADATA[15:0]	Vcc ≥ 4.5V	MCLK×n+0	MCLK×n+10		
address hold time	^L CHMADH		Vcc < 4.5V	MCLK×n+0	MCLK×n+20	ns	

Note: When the external load capacitance = 30pF. (m = 0 to 15, n = 1 to 16)




• Multiplexed Bus Access Synchronous SRAM Mode

 $(Vcc = 2.7V \text{ to } 5.5V, Vss = 0V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$

Parameter	Symbol	Pin name	Conditions	Val	lue	Unit	Remarks
Farameter	Syllibol	Fill Hallie	Conditions	Min	Max	Oill	INCINAINS
	+	MCLK,	$Vcc \ge 4.5V$	1	9	ns	
MALE delay time	t_{CHAL}		Vcc < 4.5V	1	12	ns	
	t _{CHAH}	ALE	$Vcc \ge 4.5V$	1	9	ns	
			Vcc < 4.5V		12	ns	
$MCLK \uparrow \rightarrow$			Vac > 4.5V	1	t _{OD}	ns	
Multiplexed	t_{CHMADV}		$Vcc \ge 4.5V$				
Address delay time		MCLK,	Vcc < 4.5V				
$MCLK \uparrow \rightarrow$		MADATA[15:0]	Vcc ≥ 4.5V				
Multiplexed	t_{CHMADX}		V CC <u>≥</u> 4.3 V	1	t_{OD}	ns	
Data output time			Vcc < 4.5V				

Note: When the external load capacitance = 30pF.





· NAND Flash Mode


 $(Vcc = 2.7V \text{ to } 5.5V, Vss = 0V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$

Doromotor	Cymbol	Din nome	Conditions	Va	lue	Unit	
Parameter	Symbol	Pin name	Conditions	Min	Max	Unit	
MNREX		MNREX	$Vcc \ge 4.5V$	MCLK×n-3		ns	
Min pulse width	t_{NREW}	WINKEA	Vcc < 4.5V	WICLK×II-5	-	118	
Data setup →		MNREX,	$Vcc \ge 4.5V$	20	-	ns	
MNREX†time	t _{DS – NRE}	MADATA[15:0]	Vcc < 4.5V	38	-	118	
$MNREX\uparrow \rightarrow$	t	MNREX,	$Vcc \ge 4.5V$	0		ns	
Data hold time	t _{DH – NRE}	MADATA[15:0]	Vcc < 4.5V	U	-	118	
MNALE↑→	+	MNALE,	$Vcc \ge 4.5V$	MCLK×m-9	MCLK×m+9	ns	
MNWEX delay time	t _{ALEH - NWEL}	MNWEX	Vcc < 4.5V	MCLK×m-12	MCLK×m+12	118	
$MNALE \downarrow \rightarrow$		MNALE,	$Vcc \ge 4.5V$	MCLK×m-9	MCLK×m+9	ns	
MNWEX delay time	t _{ALEL - NWEL}	MNWEX	Vcc < 4.5V	MCLK×m-12	MCLK×m+12	118	
$MNCLE\uparrow \rightarrow$		MNCLE,	$Vcc \ge 4.5V$	MCLK×m-9	MCLK×m+9	ns	
MNWEX delay time	t _{CLEH - NWEL}	MNWEX	Vcc < 4.5V	MCLK×m-12	MCLK×m+12	118	
$MNWEX\uparrow \rightarrow$	·	MNCLE,	$Vcc \ge 4.5V$	0	MCLK×m+9	ns	
MNCLE delay time	t _{NWEH - CLEL}	MNWEX	Vcc < 4.5V	U	MCLK×m+12	118	
MNWEX	+	MNWEX	$Vcc \ge 4.5V$	MCLK×n-3		ns	
Min pulse width	t_{NWEW}	WINWEA	Vcc < 4.5V	WICLK×II-3	_	118	
$MNWEX\downarrow \rightarrow$	+	MNWEX,	$Vcc \ge 4.5V$	-9	+9	ns	
Data output time	t _{NWEL - DV}	MADATA[15:0]	Vcc < 4.5V	-12	+12	115	
$MNWEX\uparrow \rightarrow$	t	MNWEX,	$Vcc \ge 4.5V$	0	MCLK×m+9	ns	
Data hold time	t _{NWEH - DX}	MADATA[15:0]	Vcc < 4.5V	U	MCLK×m+12	115	

Note: When the external load capacitance = 30pF. (m=0 to 15, n=1 to 16)









• External Ready Input Timing


 $(Vcc = 2.7V \text{ to } 5.5V, Vss = 0V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$

Parameter	Symbol	Din namo	Conditions	Va	lue	Unit	Remarks
Farameter	Symbol	Fill Hallie	Conditions	Min	Max	Offic	
MCLK↑		MCLK,	$Vcc \ge 4.5V$	19			
MRDY input setup time	$t_{ m RDYI}$	MRDY	Vcc < 4.5V	37	=	ns	

When RDY is input








(8) Base Timer Input Timing

· Timer input timing

 $(Vcc = 2.7V \text{ to } 5.5V, Vss = 0V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$


Parameter	Symbol Pin name		Conditions	Va	Value		Remarks
Farameter	Syllibol	FIII Hallie	Conditions	Min	Max	Unit	INCIIIAINS
Input pulse width	t _{TIWH} ,	TIOAn/TIOBn (when using as	-	2t _{CYCP}	-	ns	
	$t_{ m TIWL}$	ECK, TIN)					



· Trigger input timing

 $(Vcc = 2.7V \text{ to } 5.5V, Vss = 0V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
Parameter	Symbol	Fill Hallie	Conditions	Min	Max	Offic	Remarks
Input pulse width	$t_{ m TRGH}, \ t_{ m TRGL}$	TIOAn/TIOBn (when using as TGIN)	-	2t _{CYCP}	-	ns	



Note: t_{CYCP} indicates the APB bus clock cycle time.

About the APB bus number which Base Timer is connected to, see "BLOCK DIAGRAM" in this data sheet.

(9) UART Timing


• Synchronous serial (SPI = 0, SCINV = 0)


 $(Vcc = 2.7V \text{ to } 5.5V, Vss = 0V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$

Parameter	Symbol	Pin	Conditions	Vcc <	4.5V	Vcc≥	Unit	
Farameter	Symbol	name	Conditions	Min	Max	Min	Max	Offic
Serial clock cycle time	t_{SCYC}	SCKx		$4t_{CYCP}$	-	$4t_{CYCP}$	-	ns
$SCK \downarrow \rightarrow SOT$ delay time	t _{SLOVI}	SCKx, SOTx	Internal shift	- 30	+ 30	- 20	+ 20	ns
$SIN \rightarrow SCK \uparrow setup time$	t _{IVSHI}	SCKx, SINx	clock operation	50	1	30	ī	ns
$SCK \uparrow \rightarrow SIN \text{ hold time}$	t _{SHIXI}	SCKx, SINx		0	ı	0	1	ns
Serial clock "L" pulse width	t _{SLSH}	SCKx		2t _{CYCP} - 10	ı	2t _{CYCP} - 10	ı	ns
Serial clock "H" pulse width	t _{SHSL}	SCKx		$t_{CYCP} + 10$	ı	t _{CYCP} + 10	ı	ns
$SCK \downarrow \rightarrow SOT$ delay time	t_{SLOVE}	SCKx, SOTx	External shift	-	50	-	30	ns
$SIN \rightarrow SCK \uparrow setup time$	t _{IVSHE}	SCKx, SINx	clock operation	10	1	10	ī	ns
$SCK \uparrow \rightarrow SIN \text{ hold time}$	t _{SHIXE}	SCKx, SINx		20	-	20	-	ns
SCK fall time	tF	SCKx		=	5	-	5	ns
SCK rise time	tR	SCKx		-	5	-	5	ns

Notes: $\, \cdot \,$ The above characteristics apply to CLK synchronous mode.

- t_{CYCP} indicates the APB bus clock cycle time.
 About the APB bus number which UART is connected to, see "■BLOCK DIAGRAM" in this data sheet
- These characteristics only guarantee the same relocate port number. For example, the combination of SCLKx_0 and SOTx_1 is not guaranteed.
- When the external load capacitance = 30pF.







• Synchronous serial (SPI = 0, SCINV = 1)

 $(Vcc = 2.7V \text{ to } 5.5V, Vss = 0V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$

Parameter	Symbol	Pin	Conditions	Vcc < 4	4.5V	Vcc≥	4.5V	Unit
Parameter	Symbol	name	Conditions	Min	Max	Min	Max	Offic
Serial clock cycle time	t _{SCYC}	SCKx		$4t_{CYCP}$	-	$4t_{CYCP}$	-	ns
$SCK \uparrow \rightarrow SOT$ delay time	t _{SHOVI}	SCKx, SOTx	Internal shift	- 30	+ 30	- 20	+ 20	ns
$SIN \rightarrow SCK \downarrow setup time$	t _{IVSLI}	SCKx, SINx	clock operation	50	-	30	-	ns
$SCK \downarrow \rightarrow SIN \text{ hold time}$	t _{SLIXI}	SCKx, SINx		0	-	0	1	ns
Serial clock "L" pulse width	t _{SLSH}	SCKx		2t _{CYCP} - 10	-	2t _{CYCP} - 10	1	ns
Serial clock "H" pulse width	t_{SHSL}	SCKx		$t_{CYCP} + 10$	-	$t_{CYCP} + 10$	-	ns
$SCK \uparrow \rightarrow SOT$ delay time	t _{SHOVE}	SCKx, SOTx	External shift clock	-	50	-	30	ns
$SIN \rightarrow SCK \downarrow setup time$	t_{IVSLE}	SCKx, SINx	operation	10	-	10	-	ns
$SCK \downarrow \rightarrow SIN \text{ hold time}$	t_{SLIXE}	SCKx, SINx		20	-	20	-	ns
SCK fall time	tF	SCKx		-	5	-	5	ns
SCK rise time	tR	SCKx		-	5	-	5	ns

- Notes: The above characteristics apply to CLK synchronous mode.
 - t_{CYCP} indicates the APB bus clock cycle time. About the APB bus number which UART is connected to, see "BLOCK DIAGRAM" in this data sheet.
 - These characteristics only guarantee the same relocate port number. For example, the combination of SCLKx_0 and SOTx_1 is not guaranteed.
 - When the external load capacitance = 30pF.






• Synchronous serial (SPI = 1, SCINV = 0)


 $(Vcc = 2.7V \text{ to } 5.5V, Vss = 0V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$

Parameter	Symbol	Pin	Conditions	Vcc < 4	Vcc < 4.5V		Vcc ≥ 4.5V	
raiametei	Symbol	name	Conditions	Min	Max	Min	Max	Unit
Serial clock cycle time	t _{SCYC}	SCKx		$4t_{CYCP}$	-	4t _{CYCP}	-	ns
$SCK \uparrow \rightarrow SOT$ delay time	t _{SHOVI}	SCKx, SOTx		- 30	+ 30	- 20	+ 20	ns
$SIN \rightarrow SCK \downarrow setup time$	t _{IVSLI}	SCKx, SINx	Internal shift clock	50	-	30	1	ns
$SCK \downarrow \rightarrow SIN \text{ hold time}$	t _{SLIXI}	SCKx, SINx	operation	0	-	0	ı	ns
$SOT \rightarrow SCK \downarrow delay time$	t _{SOVLI}	SCKx, SOTx		2t _{CYCP} - 30	-	2t _{CYCP} - 30	ı	ns
Serial clock "L" pulse width	t _{SLSH}	SCKx	x, x x	2t _{CYCP} - 10	-	2t _{CYCP} - 10	-	ns
Serial clock "H" pulse width	t _{SHSL}	SCKx		$t_{CYCP} + 10$	-	t _{CYCP} + 10	ı	ns
$SCK \uparrow \rightarrow SOT$ delay time	t _{SHOVE}	SCKx, SOTx	External shift clock	-	50	-	30	ns
$SIN \rightarrow SCK \downarrow setup time$	t _{IVSLE}	SCKx, SINx	operation	10	-	10	-	ns
$SCK \downarrow \rightarrow SIN \text{ hold time}$	$t_{\rm SLIXE}$	SCKx, SINx		20	-	20	-	ns
SCK fall time	tF	SCKx		-	5	-	5	ns
SCK rise time	tR	SCKx		-	5	-	5	ns

Notes: • The above characteristics apply to CLK synchronous mode.

- t_{CYCP} indicates the APB bus clock cycle time.
 About the APB bus number which UART is connected to, see "■BLOCK DIAGRAM" in this data sheet.
- These characteristics only guarantee the same relocate port number. For example, the combination of SCLKx_0 and SOTx_1 is not guaranteed.
- When the external load capacitance = 30pF.






• Synchronous serial (SPI = 1, SCINV = 1)


 $(Vcc = 2.7V \text{ to } 5.5V, Vss = 0V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$

Parameter	Symbol	Pin	Conditions	Vcc < 4	4.5V	$Vcc \ge 4.5V$		Unit	
Farameter	Symbol	name	Conditions	Min	Max	Min	Max	51110	
Serial clock cycle time	t _{SCYC}	SCKx		$4t_{CYCP}$	-	4t _{CYCP}	-	ns	
$SCK \downarrow \rightarrow SOT$ delay time	t _{SLOVI}	SCKx, SOTx	Internal shift clock operation	- 30	+ 30	- 20	+ 20	ns	
$SIN \rightarrow SCK \uparrow setup time$	t _{IVSHI}	SCKx, SINx		50	-	30	-	ns	
$SCK \uparrow \rightarrow SIN \text{ hold time}$	t _{SHIXI}	SCKx, SINx		0	-	0	-	ns	
$SOT \rightarrow SCK \uparrow delay time$	t _{SOVHI}	SCKx, SOTx		2t _{CYCP} - 30	-	2t _{CYCP} - 30	-	ns	
Serial clock "L" pulse width	t _{SLSH}	SCKx		2t _{CYCP} - 10	-	2t _{CYCP} - 10	-	ns	
Serial clock "H" pulse width	t _{SHSL}	SCKx		$t_{CYCP} + 10$	-	t _{CYCP} + 10	-	ns	
$SCK \downarrow \rightarrow SOT$ delay time	t _{SLOVE}	SCKx, SOTx	External shift	-	50	-	30	ns	
$SIN \rightarrow SCK \uparrow setup time$	t _{IVSHE}	SCKx, SINx	clock operation	10	-	10	-	ns	
$SCK \uparrow \rightarrow SIN \text{ hold time}$	t _{SHIXE}	SCKx, SINx		20	-	20	-	ns	
SCK fall time	tF	SCKx		-	5	-	5	ns	
SCK rise time	tR	SCKx		-	5	-	5	ns	

Notes: • The above characteristics apply to CLK synchronous mode.

- t_{CYCP} indicates the APB bus clock cycle time.
 About the APB bus number which UART is connected to, see "■BLOCK DIAGRAM" in this data sheet.
- These characteristics only guarantee the same relocate port number. For example, the combination of SCLKx_0 and SOTx_1 is not guaranteed.
- When the external load capacitance = 30pF.






• External clock (EXT = 1): asynchronous only

 $(Vcc = 2.7V \text{ to } 5.5V, Vss = 0V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$

Parameter	Symbol	Conditions	Va	lue	Lloit	Remarks	
Parameter	Symbol	Conditions	Min	Max	Offic	Remarks	
Serial clock "L" pulse width	t_{SLSH}		$t_{CYCP} + 10$	-	ns		
Serial clock "H" pulse width	t_{SHSL}	$C_L = 30pF$	$t_{CYCP} + 10$	-	ns		
SCK fall time	tF		-	5	ns		
SCK rise time	tR		-	5	ns		




(10) External Input Timing

 $(Vcc = 2.7V \text{ to } 5.5V, Vss = 0V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$

Parameter	Symbol	Pin name	Conditions	Value		Unit	Pomarke
raiaillelei	Symbol	Fill Hallie	Conditions	Min	Max	Offic	Remarks
		ADTG					A/D converter
				1			
		FRCKx	-	$2t_{CYCP}^{*1}$	-	ns	A/D converter trigger input Free-run timer input clock Input capture Wave form generator External interrupt
	_	TACKA					
Input pulse width	t _{INH,}	ICxx					
	t _{INL}	DTTIxX		$2t_{CYCP}^{*1}$		ne	Wave form
		DITIXA	-	ZICYCP.	-	ns	generator
		INT00 to INT31,	-	$2t_{CYCP} + 100*^{1}$	-	ns	External interrupt
		NMIX		500* ²	-	ns	NMI

^{*1:} t_{CYCP} indicates the APB bus clock cycle time except stop when in stop mode, in timer mode. About the APB bus number which A/D Converter, Multifunction Timer and External interrupt are connected to, see "■BLOCK DIAGRAM" in this data sheet.

^{*2:} When in stop mode, in timer mode.





(11) Quadrature Position/Revolution Counter timing


 $(\text{Vcc} = 2.7\text{V to } 5.5\text{V}, \text{Vss} = 0\text{V}, \text{Ta} = -40^{\circ}\text{C to} + 85^{\circ}\text{C})$


Doromotor	Symbol		Va	lue	
Parameter	Symbol	Conditions	Min	Max	Unit
AIN pin "H" width	$t_{ m AHL}$	-			
AIN pin "L" width	t _{ALL}	=			
BIN pin "H" width	$t_{ m BHL}$	=			
BIN pin "L" width	$t_{ m BLL}$	=			
BIN rise time from	+	PC_Mode2 or			
AIN pin "H" level	t_{AUBU}	PC_Mode3			
AIN fall time from	+	PC_Mode2 or			
BIN pin "H" level	$t_{ m BUAD}$	PC_Mode3			
BIN fall time from	+	PC_Mode2 or			ns
AIN pin "L" level	$t_{ m ADBD}$	PC_Mode3			
AIN rise time from		PC_Mode2 or			
BIN pin "L" level	t _{BDAU}	PC_Mode3			
AIN rise time from	t	PC_Mode2 or	2t _{CYCP} *	_	
BIN pin "H" level	t _{BUAU} PC_Mode3		ZiCYCP		115
BIN fall time from	t	PC_Mode2 or			
AIN pin "H" level	$t_{ m AUBD}$	PC_Mode3			
AIN fall time from	f	PC_Mode2 or			
BIN pin "L" level	t _{BDAD}	PC_Mode3			
BIN rise time from	$t_{ m ADBU}$	PC_Mode2 or			
AIN pin "L" level	t ADBU	PC_Mode3			
ZIN pin "H" width	t_{ZHL}	QCR:CGSC="0"			
ZIN pin "L" width	t_{ZLL}	QCR:CGSC="0"			
AIN/BIN rise and fall time	t	QCR:CGSC="1"			
from determined ZIN level	t _{ZABE}	VCN.COSC= 1			
Determined ZIN level from	t_{ABEZ}	QCR:CGSC="1"			
AIN/BIN rise and fall time		QUILLOGIC 1	1 1 1	1	

^{*:} t_{CYCP} indicates the APB bus clock cycle time except stop when in stop mode, in timer mode. About the APB bus number which Quadrature Position/Revolution Counter is connected to, see "■BLOCK DIAGRAM" in this data sheet.









(12) I²C Timing

 $(Vcc = 2.7V \text{ to } 5.5V, Vss = 0V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$


Parameter	Symbol	Conditions	Typio mod		High-sp mod		Unit	Remarks
			Min	Max	Min	Max		
SCL clock frequency	F_{SCL}		0	100	0	400	kHz	
(Repeated) START condition hold time SDA $\downarrow \rightarrow$ SCL \downarrow	t _{HDSTA}		4.0	-	0.6	1	μs	
SCLclock "L" width	t_{LOW}		4.7	-	1.3	-	μs	
SCLclock "H" width	t_{HIGH}		4.0	-	0.6	-	μs	
(Repeated) START setup time $SCL \uparrow \rightarrow SDA \downarrow$	t_{SUSTA}	$C_L = 30 pF$,	4.7	-	0.6	ı	μs	
Data hold time $SCL \downarrow \rightarrow SDA \downarrow \uparrow$	t _{HDDAT}	$R = (Vp/I_{OL})^{*1}$	0	3.45* ²	0	0.9*3	μs	
Data setup time $SDA \downarrow \uparrow \rightarrow SCL \uparrow$	t _{SUDAT}		250	-	100	ı	ns	
STOP condition setup time $SCL \uparrow \rightarrow SDA \uparrow$	t _{SUSTO}		4.0	-	0.6	ı	μs	
Bus free time between "STOP condition" and "START condition"	t _{BUF}		4.7	-	1.3	ı	μs	
		$\begin{array}{c} 8MHz \leq \\ t_{CYCP} \leq 40MHz \end{array}$	2 t _{CYCP} * ⁴	-	$2 t_{CYCP}^{*4}$	ı	ns	*5
Noise filter	t _{SP}	$40 MHz < \\ t_{CYCP} \leq 60 MHz$	3 t _{CYCP} * ⁴	-	$3 t_{CYCP}^{*4}$	-	ns	*5
		$60 MHz < \\ t_{CYCP} \leq 72 MHz$		-	4 t _{CYCP} * ⁴		ns	*5

- *1: R and C represent the pull-up resistance and load capacitance of the SCL and SDA lines, respectively. Vp indicates the power supply voltage of the pull-up resistance and I_{OL} indicates V_{OL} guaranteed current.
- *2: The maximum t_{HDDAT} must satisfy that it does not extend at least "L" period (t_{LOW}) of device's SCL signal.
- *3: A high-speed mode I^2C bus device can be used on a standard mode I^2C bus system as long as the device satisfies the requirement of " $t_{SUDAT} \ge 250$ ns".
- *4: t_{CYCP} is the APB bus clock cycle time.

 About the APB bus number which I²C is connected to, see "■BLOCK DIAGRAM" in this data sheet.

 To use I²C, set the peripheral bus clock at 8 MHz or more.
- *5: The number of steps of the noise filter can be changed with register settings.

 Change the number of the noise filter steps according to APB2 bus clock frequency.




(13) ETM Timing

 $(Vcc = 2.7V \text{ to } 5.5V, Vss = 0V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$

Parameter	Symbol	Pin name	Conditions	Va	lue	Unit	Remarks
raiailletei	Syllibol	Fill Halfle	Conditions	Min	Max	Offic	Remarks
D. (. 1 1.1		TRACECLK,	$Vcc \ge 4.5V$	2	9		
Data hold	t _{ETMH}	TRACED[3:0]	Vcc < 4.5V	2	15	ns	
TRACECLK	1/4		$Vcc \ge 4.5V$	-	50	MHz	
frequency	1/t _{TRACE}	TD A CECL II	Vcc < 4.5V	-	32	MHz	
TRACECLK	+	TRACECLK	$Vcc \ge 4.5V$	20	į	ns	
cycle time	t _{TRACE}		Vcc < 4.5V	31.25	-	ns	

Note: When the external load capacitance = 30pF.




(14) JTAG Timing

 $(Vcc = 2.7V \text{ to } 5.5V, Vss = 0V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$

			(, 55		3.5 ·, · bb	0 ., 1	u 10 0 to 1 05 0)
Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
Farameter	Symbol	FIII IIaiiie	Conditions	Min	Max	Offic	INCINAINS
TMS, TDI setup	+	TCK,	$Vcc \ge 4.5V$	15		no	
time	t_{JTAGS}	TMS, TDI	Vcc < 4.5V	13	-	ns	
TMS, TDI hold time		TCK,	$Vcc \ge 4.5V$	15	-	no	
TWIS, TDI HOIG time	t_{JTAGH}	TMS, TDI	Vcc < 4.5V	13		ns	
TDO dolov timo		TCK,	$Vcc \ge 4.5V$	-	25	na	
TDO delay time	t _{JTAGD}	TDO	Vcc < 4.5V	-	45	ns	

Note: When the external load capacitance = 30pF.



(15) Ethernet-MAC Timing


• RMII transmission (100Mbps/10Mbps)

(ETHVcc = 3.0V to 3.6V, 4.5V to $5.5V*^1$) (Vss = 0V, Ta = -40°C to +85°C, $C_L=25pF$)

Parameter	Symbol	Pin name	Conditions	Va	lue	Unit
Parameter	Symbol	Pili lialile	Conditions	Min	Max	Ullit
Reference Clock Cycle time* ²	t _{REFCYC}	E_RXCK0_REFCK	20ns (typical)	ı	-	ns
Reference Clock High pulse width duty	t _{REFCYCH}	E_RXCK0_REFCK	t _{REFCYCH} / t _{REFCYC}	35	65	%
Reference Clock Low pulse width duty	t _{REFCYCL}	E_RXCK0_REFCK	$t_{ m REFCYCL}$ / $t_{ m REFCYC}$	35	65	%
REFCK ↑ → Transmitted data Delay time (ch.0)	_	E_TX01, E_TX00, E_TXEN0			12	
REFCK ↑ → Transmitted data Delay time (ch.1)	$t_{ m RMIITX}$	E_TX03_TX11, E_TX02_TX10, E_TXER0_TXEN1	-	-	12	ns

^{*1:} When ETHV=4.5V to 5.5V, it is recommended to add a series resistor at the output pin to suppress the output current.

^{*2:} The reference clock is fixed to 50MHz in the RMII specifications. The clock accuracy should meet the PHY-device specifications.




• RMII receiving (100Mbps/10Mbps)

(ETHVcc = 3.0V to 3.6V, 4.5V to 5.5V)

 $(Vss = 0V, Ta = -40^{\circ}C \text{ to} + 85^{\circ}C, C_{I} = 25pF)$

Parameter	Symbol		Conditions	Val		Unit
Parameter	Symbol	Pin name	Conditions	Min	Max	Unit
Reference Clock Cycle time*	t _{REFCYC}	E_RXCK0_REFCK	20ns (typical)	-	-	ns
Reference Clock High pulse width duty	t _{REFCYCH}	E_RXCK0_REFCK	t _{REFCYCH} / t _{REFCYC}	35	65	%
Reference Clock Low pulse width duty	t _{REFCYCL}	E_RXCK0_REFCK	t _{REFCYCL} / t _{REFCYC}	35	65	%
Received data \rightarrow REFCK \uparrow Setup time(ch.0)		E_RX01, E_RX00, E_RXDV0		4		
Received data → REFCK↑ Setup time(ch.1)	t _{rmiirxs}	E_RX03_RX11, E_RX02_RX10, E_RXER0_RXDV1	-	4	-	ns
REFCK $\uparrow \rightarrow$ Received data Hold time(ch.0)		E_RX01, E_RX00, E_RXDV0		2		
REFCK $\uparrow \rightarrow$ Received data Hold time (ch.1)	t _{rmiirxh}	E_RX03_RX11, E_RX02_RX10, E_RXER0_RXDV1	-	2	-	ns

^{*:} The reference clock is fixed to 50MHz in the RMII specifications. The clock accuracy should meet the PHY-device specifications.




· Management Interface

(ETHVcc = 3.0V to 3.6V, 4.5V to 5.5V)

				,
(Vss =	0V. Ta = 0	- 40°C to +	85°C.	$C_1 = 25pF$

Doromotor	Cymbol	Din nama	Conditions	Val		Unit
Parameter	Symbol	Pin name	Conditions	Min	Max	Ullit
Management Clock Cycle time* (ch.0)	f	E_MDC0		400		ns
Management Clock Cycle time* (ch.1)	- t _{MDCYC}	E_TCK0_MDC1	_	400	_	115
Management Clock High pulse width duty (ch.0)		E_MDC0	t _{MDCYCH} /	45	55	%
Management Clock High pulse width duty (ch.1)	t _{MDCYCH}	E_TCK0_MDC1	t _{MDCYC}	43	33	70
Management Clock Low pulse width duty (ch.0)		E_MDC0	t _{MDCYCL} /	45	55	%
Management Clock Low pulse width duty (ch.1)	t _{MDCYCL}	E_TCK0_MDC1	t _{MDCYC}	43	33	70
$ \begin{array}{c} MDC \downarrow \rightarrow MDIO \\ Delay time (ch.0) \end{array} $		E_MDIO0			60	
$ \begin{array}{c} MDC \downarrow \rightarrow MDIO \\ Delay time (ch.1) \end{array} $	$ t_{ m MDO}$	E_MDIO1	-	-	60	ns
$\begin{array}{c} \text{MDIO} \rightarrow \text{MDC} \uparrow \\ \text{Setup time (ch.0)} \end{array}$	4	E_MDIO0		20		
$\begin{array}{c} \text{MDIO} \rightarrow \text{MDC} \uparrow \\ \text{Setup time (ch.1)} \end{array}$	$ t_{ m MDIS}$	E_MDIO1	_	20	_	ns
$ \begin{array}{c} MDC \uparrow \rightarrow MDIO \\ Hold time (ch.0) \end{array} $		E_MDIO0		0		
$\begin{array}{c} \text{MDC} \uparrow \rightarrow \text{MDIO} \\ \text{Hold time (ch.1)} \end{array}$	t _{MDIH}	E_MDIO1	-	0	-	ns

^{*:} The clock time should be set to a value greater than the minimum value by setting the Ether-MAC setting register.



• MII transmission (100Mbps/10Mbps)


 $(ETHVcc = 3.0V \text{ to } 3.6V, 4.5V \text{ to } 5.5V^{*1})$

 $(Vss = 0V, Ta = -40^{\circ}C \text{ to} + 85^{\circ}C, C_L = 25pF)$

Parameter	Symbol	Pin name	Conditions	Val	ue	Unit
Farameter	Symbol	Fill Hallie	Conditions	Min	Max	Offic
Transmission Clock	4	E_TCK0_MDC1	100Mbps, 40ns (typical)	1	-	ns
Cycle time* ²	t_{TXCYC}	E_ICKU_WIDCI	10Mbps, 400ns (typical)	ı	-	ns
Transmission Clock High pulse width duty	t _{TXCYCH}	E_TCK0_MDC1	t _{TXCYCH} / t _{TXCYC}	35	65	%
Transmission Clock Low pulse width duty	t _{TXCYCL}	E_TCK0_MDC1	t _{TXCYCL} / t _{TXCYC}	35	65	%
TXCK ↑ → Transmitted data Delay time	$\begin{array}{c} E_TX03_TX11,\\ E_TX02_TX10,\\ E_TX01, \end{array}$		-	-	24	ns

^{*1:} When ETHV=4.5V to 5.5V, it is recommended to add a series resistor at the output pin to suppress the output current.

^{*2:} The transmission clock is fixed to 25MHz or 2.5MHz in the MII specifications. The clock accuracy should meet the PHY-device specifications.




• MII receiving (100Mbps/10Mbps)

(ETHVcc = 3.0V to 3.6V, 4.5V to 5.5V)

 $(Vss = 0V, Ta = -40^{\circ}C \text{ to} + 85^{\circ}C, C_L = 25pF)$

Parameter	Symbol	Pin name	Conditions	Va	lue	Unit
Farameter	Symbol	Fili liallie	Conditions	Min	Max	Offic
Receiving Clock	t	E_RXCK0_REFCK	100Mbps, 40ns (typical)	-	-	ns
Cycle time*	t _{RXCYC}	E_RACKU_REFCK	10Mbps, 400ns (typical)	-	-	ns
Receiving Clock High pulse width duty	t _{RXCYCH}	E_RXCK0_REFCK	t _{RXCYCH} / t _{RXCYC}	35	65	%
Receiving Clock Low pulse width duty	t _{RXCYCL}	E_RXCK0_REFCK	t _{RXCYCL} / t _{RXCYC}	35	65	%
Received data \rightarrow REFCK \uparrow Setup time	$t_{ m MIIRXS}$	E_RX03_RX11, E_RX02_RX10, E_RX01, E_RX00, E_RXDV0, E_RXER0_RXDV1	-	5	-	ns
REFCK ↑ → Received data Hold time	$E_RX03_RX11, \\ E_RX02_RX10, \\ E_RX01,$ $E_RX01,$		-	2	-	ns

^{*:} The receiving clock 100Mbps is fixed to 25MHz or 2.5MHz in the MII specifications. The clock accuracy should meet the PHY-device specifications.



5. 12-bit A/D Converter

· Electrical characteristics for the A/D converter

 $(Vcc = AVcc = 2.7V \text{ to } 5.5V, Vss = AVss = 0V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$

		Pin	11, 66 2.7	$\frac{\text{= AVcc} = 2.7V \text{ to } 5.5V, \text{ Vss} = \text{AVss} = \text{Value}}{\text{Value}}$				
Parameter	Symbol		N 4:		NASS	Unit	Remarks	
B 1.1		name	Min	Тур	Max			
Resolution	-	-	-	-	12	bit		
Linearity error	-	-	- 4.5	-	+ 4.5	LSB		
Differential linearity error	-	-	- 2.5	-	+ 2.5	LSB	AVRH = 2.7V to	
Zero transition voltage	V_{0T}	AN0 to AN31	- 20	-	+ 20	mV	5.5V	
Full-scale transition voltage	V_{FST}	AN0 to AN31	AVRH - 20	-	AVRH + 20	mV		
Conversion time	-	-	1.0*1	-	-	μs	$AVcc \ge 4.5V$	
Sampling time	Ts		*2	-	-	ne	$AVcc \ge 4.5V$	
Sampling time	18		*2		-	ns	AVcc < 4.5V	
Compare clock cycle*3	Teck	-	50	-	2000	ns		
State transition time to operation permission	Tstt	-	1.0	-	-	μs		
Power supply current (analog + digital)	-	AVCC	-	0.57	0.72	mA	A/D 1unit operation	
(analog + digital)			-	0.06	35	μΑ	When A/D stops	
Reference power supply current (between AVRH to	-	AVRH	-	1.1	1.96	mA	A/D 1unit operation AVRH=5.5V	
AVSS)			-	0.06	4	μΑ	When A/D stops	
Analog input capacity	Cin		-	-	12.9	pF		
Analog input registeres	Rin				2	kΩ	$AVcc \ge 4.5V$	
Analog input resistance	KIII			-	3.8	KSZ	AVcc < 4.5V	
Interchannel disparity	-	-	-	-	4	LSB		
Analog port input current	-	AN0 to AN31	-	-	5	μΑ		
Analog input voltage	-	AN0 to AN31	AVSS	-	AVRH	V		
Reference voltage	-	AVRH	AVSS	-	AVCC	V		

^{*1:} Conversion time is the value of sampling time (Ts) + compare time (Tc).

The condition of the minimum conversion time is when the value of sampling time: 300ns, the value of compare time: 700ns ($AVcc \ge 4.5V$).

Ensure that it satisfies the value of sampling time (Ts) and compare clock cycle (Tcck).

For setting*4 of sampling time and compare clock cycle, see "Chapter:12-bit A/D Converter" in "FM3 Family PERIPHERAL MANUAL".


^{*2:} A necessary sampling time changes by external impedance. Ensure that it set the sampling time to satisfy (Equation 1).

^{*3:} Compare time (Tc) is the value of (Equation 2).

^{*4:} The register setting of the A/D Converter is reflected by the timing of the APB bus clock.

Sampling clock and compare clock are set with the base clock (HCLK).

About the APB bus number which A/D Converter is connected to, see "■BLOCK DIAGRAM" in this data sheet.



(Equation 1) Ts \geq (Rin + Rext) \times Cin \times 9

Ts : Sampling time

Rin : input resistance of A/D = $2k\Omega$ at $4.5 \le AVCC \le 5.5$

input resistance of A/D = $3.8k\Omega$ at $2.7 \le AVCC < 4.5$

Cin : input capacity of A/D = 12.9pF at $2.7 \le AVCC \le 5.5$

Rext: Output impedance of external circuit

(Equation 2) $Tc = Tcck \times 14$

Tc : Compare time Tcck : Compare clock cycle

Definition of 12-bit A/D Converter Terms


Resolution
 Linearity error
 Analog variation that is recognized by an A/D converter.
 Deviation of the line between the zero-transition point

 $(0b111111111110 \leftarrow \rightarrow 0b111111111111)$ from the actual conversion

characteristics.

• Differential linearity error : Deviation from the ideal value of the input voltage that is required to change

the output code by 1 LSB.



Linearity error of digital output N =
$$\frac{V_{NT} - \{1LSB \times (N-1) + V_{0T}\}}{1LSB}$$
 [LSB]

Differential linearity error of digital output N =
$$\frac{V_{(N+1)T} - V_{NT}}{1LSB}$$
 - 1 [LSB]

$$1LSB = \frac{V_{FST} - V_{0T}}{4094}$$

N : A/D converter digital output value.

 V_{0T} : Voltage at which the digital output changes from 0x000 to 0x001. V_{FST} : Voltage at which the digital output changes from 0xFFE to 0xFFF. V_{NT} : Voltage at which the digital output changes from 0x(N - 1) to 0xN.

6. USB characteristics

The USB characteristics of ch.0 and those of ch.1 are the same. USBVcc0 and USBVcc1 are described as USBVcc below.

 $(Vcc = 2.7V \text{ to } 5.5V, USBVcc = 3.0V \text{ to } 3.6V, Vss = 0V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$


	,		Pin	Conditions	\ \	/ss = 0 v, 1a = - /alue		Í
	Parameter	Symbol	name	Conditions	Min	Max	Offic	Remarks
	Input "H" level voltage	V_{IH}		-	2.0	USBVcc + 0.3	V	*1
Input	Input "L" level voltage	V_{IL}		-	Vss - 0.3	0.8	V	*1
charact- eristics	Differential input sensitivity	V_{DI}		-	0.2	-	V	*2
0.1100.0 0	Different common mode range	V_{CM}		-	0.8	2.5	V	*2
	Output "H" level voltage	V_{OH}		External pull-down resistance= 15kΩ	2.8	3.6	V	*3
Output	Output "L" level voltage	V _{OL}	UDP0, UDM0	External pull-up resistance= 1.5kΩ	0.0	0.3	V	*3
charact-	Crossover voltage	V _{CRS}		-	1.3	2.0	V	*4
eristics	Rise time	t_{FR}		Full-Speed	4	20	ns	*5
	Fall time	t_{FF}		Full-Speed	4	20	ns	*5
	Rise/ fall time matching	t_{FRFM}		Full-Speed	90	111.11	%	*5
	Output impedance	Z_{DRV}		Full-Speed	28	44	Ω	*6
	Rise time	t_{LR}		Low-Speed	75	300	ns	*7
	Fall time	t_{LF}		Low-Speed	75	300	ns	*7
ale 1 CEN	Rise/ fall time matching	t _{LRFM}		Low-Speed	80	125	%	*7

^{*1 :} The switching threshold voltage of Single-End-Receiver of USB I/O buffer is set as within V_{IL} (Max) = 0.8V, V_{IH} (Min) = 2.0 V (TTL input standard).

There are some hysteresis to lower noise sensitivity.


Differential-Receiver has 200 mV of differential input sensitivity when the differential data input is within 0.8 V to 2.5 V to the local ground reference level.

Above voltage range is the common mode input voltage range.




^{*2 :} Use differential-Receiver to receive USB differential data signal.

- *3 : The output drive capability of the driver is below 0.3 V at Low-State (V_{OL}) (to 3.6 V and 1.5 k Ω load), and 2.8 V or above (to ground and 1.5 k Ω load) at High-State (V_{OH}).
- *4 : The cross voltage of the external differential output signal (D + /D) of USB I/O buffer is within 1.3 V to 2.0 V.




*5 : They indicate rise time (Trise) and fall time (Tfall) of the full-speed differential data signal. They are defined by the time between 10% and 90% of the output signal voltage. For full-speed buffer, Tr/Tf ratio is regulated as within ± 10% to minimize RFI emission.




*6 : USB Full-speed connection is performed via twist pair cable shield with $90\Omega \pm 15\%$ characteristic impedance (Differential Mode).

USB standard defines that output impedance of USB driver must be in range from 28Ω to 44Ω . So, discrete series resistor (Rs) addition is defined in order to satisfy the above definition and keep balance.

When using this USB FLS I/O, use it with 25Ω to 30Ω (recommendation value 27Ω) series resistor Rs.




*7: They indicate rise time (Trise) and fall time (Tfall) of the low-speed differential data signal. They are defined by the time between 10% and 90% of the output signal voltage.




See Figure "• Low-Speed Load (Compliance Load)" for conditions of external load.


• Low-Speed Load (Upstream Port Load) - Reference 1



• Low-Speed Load (Downstream Port Load) - Reference 2



Low-Speed Load (Compliance Load)



7. Low-Voltage Detection Characteristics

(1) Low-Voltage Detection Reset

 $(Ta = -40^{\circ}C \text{ to } + 85^{\circ}C)$

Parameter	Symbol Conditions			Value		Unit	Remarks	
Farameter	Symbol	Conditions	Min	Тур	Max	Offic	Kemarks	
Detected voltage	VDL	-	2.25	2.45	2.65	V	When voltage drops	
Released voltage	VDH	-	2.30	2.50	2.70	V	When voltage rises	

(2) Interrupt of Low-Voltage Detection

 $(Ta = -40^{\circ}C \text{ to } + 85^{\circ}C)$

Parameter	Symbol	Conditions	Value			Unit	Remarks
Farameter			Min	Тур	Max	Utill	Remarks
Detected voltage	VDL	SVHI = 0000	2.58	2.8	3.02	V	When voltage drops
Released voltage	VDH	3 V HI = 0000	2.67	2.9	3.13	V	When voltage rises
Detected voltage	VDL	SVHI = 0001	2.76	3.0	3.24	V	When voltage drops
Released voltage	VDH	3 V HI = 0001	2.85	3.1	3.34	V	When voltage rises
Detected voltage	VDL	SVHI = 0010	2.94	3.2	3.45	V	When voltage drops
Released voltage	VDH	3 V HI = 0010	3.04	3.3	3.56	V	When voltage rises
Detected voltage	VDL	SVHI = 0011	3.31	3.6	3.88	V	When voltage drops
Released voltage	VDH	3 V III = 0011	3.40	3.7	3.99	V	When voltage rises
Detected voltage	VDL	SVHI = 0100	3.40	3.7	3.99	V	When voltage drops
Released voltage	VDH	3 V HI = 0100	3.50	3.8	4.10	V	When voltage rises
Detected voltage	VDL	SVHI = 0111	3.68	4.0	4.32	V	When voltage drops
Released voltage	VDH	3 V III – U111	3.77	4.1	4.42	V	When voltage rises
Detected voltage	VDL	SVHI = 1000	3.77	4.1	4.42	V	When voltage drops
Released voltage	VDH	3 V III – 1000	3.86	4.2	4.53	V	When voltage rises
Detected voltage	VDL	CVIII 1001	3.86	4.2	4.53	V	When voltage drops
Released voltage	VDH	SVHI = 1001	3.96	4.3	4.64	V	When voltage rises
LVD stabilization wait time	T_{LVDW}	-	-	-	$4032 \times \\ t_{CYCP}*$	μs	

^{*:} t_{CYCP} indicates the APB2 bus clock cycle time.

8. Flash Memory Write/Erase Characteristics

 $(Vcc = 2.7V \text{ to } 5.5V, Ta = -40^{\circ}C \text{ to } + 85^{\circ}C)$

Parameter		Value			Unit	Domarka	
		Min	Тур	Max	Offic	Remarks	
Sector erase	Large Sector		0.7	3.7	G	Includes write time prior to internal	
time	Small Sector	-	0.3	1.1	S	erase	
Half word (16-bit) write time		-	12	384	μs	Not including system-level overhead time.	
Chip erase time		-	13.6	68	S	Includes write time prior to internal erase	

Write cycles and data hold time

Erase/write cycles (cycle)	Data hold time (year)	Remarks
1,000	20*	
10,000	10*	
100,000	5*	


^{*:} This value comes from the technology qualification (using Arrhenius equation to translate high temperature acceleration test result into average temperature value at $+85^{\circ}$ C).

■ ORDERING INFORMATION


Part number	Package				
MB9BF616SPMC	DI : LOED 144 :				
MB9BF617SPMC	Plastic · LQFP 144-pin (0.5mm pitch), (FPT-144P-M08)				
MB9BF618SPMC	(one man proof), (11 1 111 1100)				
MB9BF616TPMC	District LOED 176 min				
MB9BF617TPMC	Plastic · LQFP 176-pin (0.5mm pitch), (FPT-176P-M07)				
MB9BF618TPMC	(ordinal protein), (12 1 1/02 1/101)				
MB9BF616TBGL	Pleaties PERCA 102 min				
MB9BF617TBGL	Plastic · PFBGA 192-pin (0.8mm pitch), (BGA-192P-M06)				
MB9BF618TBGL	(o.c.m. p.c.n.), (BOIT 1921 1100)				


■ PACKAGE DIMENSIONS

176-pin plastic LQFP	Lead pitch	0.50 mm
	Package width × package length	24.0 × 24.0 mm
	Lead shape	Gullwing
	Sealing method	Plastic mold
THE RESIDENCE OF THE PARTY OF T	Mounting height	1.70 mm MAX
	Code (Reference)	P-LQFP-0176-2424-0.50
(FPT-176P-M07)		





Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/





Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/





Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/

■ MAJOR CHANGES IN THIS EDITION

A change on a page is indicated by a vertical line drawn on the left side of that page.

Page	Section	Change Results
9 to 11	■ PIN ASSIGNMENT	Added the description of "Note".
63, 64	■ HANDLING DEVICES	Revised the description of "•C pin".Added the description of "•Base Timer".
65	■ BLOCK DIAGRAM	Corrected the figure TIOA: input → input/output - TIOB: output → input
69	■ MEMORY MAP	Added the Address.
77	■ ELECTRICAL CHARACTERISTICS 2. Recommended Operating Conditions	 Added the "Smoothing capacitor (C_S)". Added the footnote.
83	4. AC Characteristics (1) Main Clock Input Characteristics	Added "Internal operating clock frequency (F _{CM}): Master clock".
85	(4-1) Operating Conditions of Main and USB/Ethernet PLL (In the case of using main clock for input of PLL) (4-2) Operating Conditions of Main PLL (In the case of using high-speed internal CR)	 Added "Main PLL clock frequency (F_{CLKPLL})". Added "USB/Ethernet clock frequency (F_{CLKSPLL})".
117	5. 12-bit A/D Converter • Electrical Characteristics for the A/D Converter	 Added the Symbol. Deleted the following Pin name. - "Sampling time" - "Compare clock cycle" - "State transition time to operation permission" - "Analog input capacity" - "Analog input resistance" Corrected the value of "Compare clock cycle (Tcck)". Max: 10000 → 2000



FUJITSU SEMICONDUCTOR LIMITED

Nomura Fudosan Shin-yokohama Bldg. 10-23, Shin-yokohama 2-Chome, Kohoku-ku Yokohama Kanagawa 222-0033, Japan

Tel: +81-45-415-5858 http://jp.fujitsu.com/fsl/en/

For further information please contact:

North and South America

FUJITSU SEMICONDUCTOR AMERICA, INC. 1250 E. Arques Avenue, M/S 333
Sunnyvale, CA 94085-5401, U.S.A.
Tel: +1-408-737-5600 Fax: +1-408-737-5999
http://us.fujitsu.com/micro/

Europe

FUJITSU SEMICONDUCTOR EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/semiconductor/

Korea

FUJITSU SEMICONDUCTOR KOREA LTD. 902 Kosmo Tower Building, 1002 Daechi-Dong, Gangnam-Gu, Seoul 135-280, Republic of Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://kr.fujitsu.com/fsk/

Asia Pacific

FUJITSU SEMICONDUCTOR ASIA PTE. LTD. 151 Lorong Chuan, #05-08 New Tech Park 556741 Singapore Tel: +65-6281-0770 Fax: +65-6281-0220 http://sg.fujitsu.com/semiconductor/

FUJITSU SEMICONDUCTOR SHANGHAI CO., LTD. 30F, Kerry Parkside, 1155 Fang Dian Road, Pudong District, Shanghai 201204, China Tel: +86-21-6146-3688 Fax: +86-21-6146-3660 http://cn.fujitsu.com/fss/

FUJITSU SEMICONDUCTOR PACIFIC ASIA LTD. 2/F, Green 18 Building, Hong Kong Science Park, Shatin, N.T., Hong Kong
Tel: +852-2736-3232 Fax: +852-2314-4207
http://cn.fujitsu.com/fsp/

Specifications are subject to change without notice. For further information please contact each office.

All Rights Reserved

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU SEMICONDUCTOR device; FUJITSU SEMICONDUCTOR does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU SEMICONDUCTOR assumes no liability for any damages whatsoever arising out of the use of the information. Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU SEMICONDUCTOR or any third party or does FUJITSU SEMICONDUCTOR warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU SEMICONDUCTOR assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU SEMICONDUCTOR will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws. The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited: Sales Promotion Department