
Systems I

Datapath Design II

Topics

- Control flow instructions
- Hardware for sequential machine (SEQ)

Executing Jumps



Fetch

- Read 5 bytes
- Increment PC by 5

Decode

Do nothing

Execute

 Determine whether to take branch based on jump condition and condition codes

Memory

Do nothing

Write back

Do nothing

PC Update


 Set PC to Dest if branch taken or to incremented PC if not branch

Stage Computation: Jumps

		•
	jXX Dest	
	icode:ifun ← M₁[PC]	Read instruction byte
Fetch	valC ← M ₄ [PC+1]	Read destination address
	valP ← PC+5	Fall through address
Decode		
Execute	Bch ← Cond(CC,ifun)	Take branch?
Memory		
Write		
back		
PC update	PC ← Bch ? valC : valP	Update PC

- Compute both addresses
- Choose based on setting of condition codes and branch condition

Executing call



Fetch

- Read 5 bytes
- Increment PC by 5

Decode

Read stack pointer

Execute

Decrement stack pointer by

Memory

Write incremented PC to new value of stack pointer

Write back

Update stack pointer

PC Update

Set PC to Dest

Stage Computation: call

	call Dest
Fetch	icode:ifun $\leftarrow M_1[PC]$ valC $\leftarrow M_4[PC+1]$ valP $\leftarrow PC+5$
Decode	valB ← R[%esp]
Execute	valE ← valB + -4
Memory	M₄[valE] ← valP
Write	R[%esp] ← valE
back	
PC update	PC ← valC

Read instruction byte

Read destination address
Compute return point

Read stack pointer


Decrement stack pointer

Write return value on stack Update stack pointer

Set PC to destination

- Use ALU to decrement stack pointer
- Store incremented PC

Executing ret



Fetch

Read 1 byte

Decode

Read stack pointer

Execute

Increment stack pointer by 4

Memory

Read return address from old stack pointer

Write back

Update stack pointer

PC Update

Set PC to return address

Stage Computation: ret

	ret
Fetch	icode:ifun ← M₁[PC]
Decode	valA ← R[%esp] valB ← R[%esp]
execute valE ← valB + 4	
Memory	valM ← M₄[valA]
Write	R[%esp] ← valE
back	
PC update	PC ← valM

Read instruction byte

Read operand stack pointer
Read operand stack pointer
Increment stack pointer

Read return address Update stack pointer

Set PC to return address

- Use ALU to increment stack pointer
- Read return address from memory

Computation Steps

		OPI rA, rB
	icode,ifun	icode:ifun ← M₁[PC]
Fetch	rA,rB	rA:rB ← M₁[PC+1]
retcii	valC	
	valP	valP ← PC+2
Decode	valA, srcA	valA ← R[rA]
Decode	valB, srcB	valB ← R[rB]
Execute	valE	valE ← valB OP valA
Execute	Cond code	Set CC
Memory	valM	
Write	dstE	R[rB] ← valE
back	dstM	
PC update	PC	PC ← valP

Read instruction byte Read register byte [Read constant word] **Compute next PC Read operand A Read operand B Perform ALU operation Set condition code register** [Memory read/write] Write back ALU result [Write back memory result] **Update PC**

- All instructions follow same general pattern
- Differ in what gets computed on each step

Computation Steps

		call Dest
	icode,ifun	icode:ifun ← M₁[PC]
Fetch	rA,rB	
reich	valC	valC ← M₄[PC+1]
	valP	valP ← PC+5
Decode	valA, srcA	
Decode	valB, srcB	valB ← R[%esp]
Execute	valE	valE ← valB + -4
Execute	Cond code	
Memory	valM	M₄[valE] ← valP
Write	dstE	R[%esp] ← valE
back	dstM	
PC update	PC	PC ← valC

Read instruction byte [Read register byte] Read constant word Compute next PC [Read operand A] Read operand B **Perform ALU operation** [Set condition code reg.] [Memory read/write] [Write back ALU result] Write back memory result **Update PC**

- All instructions follow same general pattern
- Differ in what gets computed on each step

Computed Values

Fetch

icode Instruction code

ifun Instruction function

rA Instr. Register A

rB Instr. Register B

valC Instruction constant

valP Incremented PC

Decode

srcA Register ID A

srcB Register ID B

dstE Destination Register E

dstM Destination Register M

valA Register value A

valB Register value B

Execute

valE ALU result

■ Bch Branch flag

Memory

valM Value from memory

SEQ Hardware

PC

Key

Blue boxes: predesigned hardware blocks

• E.g., memories, ALU

Gray boxes: control logic

Describe in HCL

White ovals: labels for signals

Thick lines: 32-bit word values

■ Thin lines: 4-8 bit values


Dotted lines:1-bit values

Memory

Execute

Decode

Fetch



Summary

Today

- **Control flow instructions**
- Hardware for sequential machine (SEQ)

Next time

- **Control logic for instruction execution**
- Timing and clocking

Systems I


Datapath Design III

Topics

- Control logic for instruction execution
- Timing and clocking


Fetch Logic icode ifun valC valP Need valC PC Instr valid increment Need regids **Split** Align Byte 0 Bytes 1-5 Instruction memory **Predefined Blocks** PC

- **PC: Register containing PC**
- Instruction memory: Read 6 bytes (PC to PC+5)
- Split: Divide instruction byte into icode and ifun
- Align: Get fields for rA, rB, and valC



Control Logic

- Instr. Valid: Is this instruction valid?
- Need regids: Does this instruction have a register bytes?
- Need valC: Does this instruction have a constant word?




Decode Logic

Register File

- Read ports A, B
- Write ports E, M
- Addresses are register IDs or 8 (no access)

Control Logic

- srcA, srcB: read port addresses
- dstA, dstB: write port addresses



A Source

];

```
OPI rA, rB
                Decode
                             valA \leftarrow R[rA]
                                                          Read operand A
                             rmmovl rA, D(rB)
                Decode
                             valA \leftarrow R[rA]
                                                          Read operand A
                             popl rA
                Decode
                             valA \leftarrow R[\$esp]
                                                          Read stack pointer
                             iXX Dest
                Decode
                                                          No operand
                             call Dest
                Decode
                                                          No operand
                             ret
                Decode
                             valA \leftarrow R[\$esp]
                                                          Read stack pointer
int srcA = [
         icode in { IRRMOVL, IRMMOVL, IOPL, IPUSHL } : rA;
         icode in { IPOPL, IRET } : RESP;
         1 : RNONE; # Don't need register
```

E Destination

```
OPI rA, rB
           R[rB] \leftarrow valE
Write-back
                                           Write back result
            rmmovl rA, D(rB)
Write-back
                                           None
            popl rA
Write-back |R[%esp] ← valE
                                           Update stack pointer
            iXX Dest
Write-back
                                           None
            call Dest
Write-back |R[%esp] ← valE
                                           Update stack pointer
            ret
Write-back |R[%esp] ← valE
                                           Update stack pointer
```

```
int dstE = [
    icode in { IRRMOVL, IIRMOVL, IOPL} : rB;
    icode in { IPUSHL, IPOPL, ICALL, IRET } : RESP;
    1 : RNONE; # Don't need register
];
```


Execute Logic

Units

- ALU
 - Implements 4 required functions
 - Generates condition code values
- CC
 - Register with 3 condition code bits
- bcond
 - Computes branch flag

Control Logic

- Set CC: Should condition code register be loaded?
- ALU A: Input A to ALU
- ALU B: Input B to ALU
- ALU fun: What function should ALU compute?



ALU A Input

IIIPUL	OPI rA, rB	
Execute	valE ← valB OP valA	Perform ALU operation
	rmmovl rA, D(rB)	
Execute	valE ← valB + valC	Compute effective address
	popl rA	
Execute	valE ← valB + 4	Increment stack pointer
	jXX Dest	
Execute		No operation
	call Dest	
Execute	valE ← valB + -4	Decrement stack pointer
	ret	
Execute	valE ← valB + 4	Increment stack pointer
: [

```
int aluA = [
    icode in { IRRMOVL, IOPL } : valA;
    icode in { IIRMOVL, IRMMOVL, IMRMOVL } : valC;
    icode in { ICALL, IPUSHL } : -4;
    icode in { IRET, IPOPL } : 4;
    # Other instructions don't need ALU
];
```

ALU Operation

	OPI rA, rB	
Execute	valE ← valB OP valA	Perform ALU operation
	- 4 5(5)	- 1
	rmmovl rA, D(rB)	
Execute	valE ← valB + valC	Compute effective address
	popl rA	
Execute	valE ← valB + 4	Increment stack pointer
		- 1
	jXX Dest	
Execute		No operation
		1
	call Dest	
Execute	valE ← valB + -4	Decrement stack pointer
		- 1
	ret	
Execute	valE ← valB + 4	Increment stack pointer
_		_
int alu	ifun = [
	icode == IOPL : ifun;	
	1 : ALUADD;	
1;		


Memory Logic

Memory

Reads or writes memory word

Control Logic

- Mem. read: should word be read?
- Mem. write: should word be written?
- Mem. addr.: Select address
- Mem. data.: Select data



Memory Address

		OPI rA, rB	
	Memory		No operation
		rmmovl rA, D(rB)	
	Memory	M₄[valE] ← valA	Write value to memory
		popl rA	
	Memory	$valM \leftarrow M_4[valA]$	Read from stack
		jXX Dest	
	Memory		No operation
		call Dest	
	Memory	M ₄ [valE] ← valP	Write return value on stack
		ret	
	Memory	valM ← M₄[valA]	Read return address
int mem	addr = [
-	_	IRMMOVL, IPUSHL, ICALL,	IMRMOVL } : valE;
	<pre>icode in { IPOPL, IRET } : valA;</pre>		
	# Other instructions don't need address		

Memory Read


```
OPI rA, rB
Memory
                                                No operation
              rmmovl rA, D(rB)
Memory
              M_4[valE] \leftarrow valA
                                                Write value to memory
             popl rA
Memory
             valM \leftarrow M_{4}[valA]
                                                Read from stack
              jXX Dest
Memory
                                                No operation
              call Dest
Memory
             M_4[valE] \leftarrow valP
                                                Write return value on stack
             ret
Memory
             valM \leftarrow M_{\Delta}[valA]
                                                Read return address
```

bool mem read = icode in { IMRMOVL, IPOPL, IRET };

PC Update Logic


New PC

Select next value of PC



PC Update PC update

```
OPI rA, rB
          PC ← valP
                                        Update PC
           rmmovl rA, D(rB)
PC update
           PC ← valP
                                        Update PC
           popl rA
PC update
           |PC \leftarrow valP|
                                        Update PC
           iXX Dest
           PC ← Bch ? valC : valP
PC update
                                        Update PC
           call Dest
PC update
           PC ← valC
                                        Set PC to destination
           ret
PC update
           PC ← valM
                                        Set PC to return address
int new pc = [
        icode == ICALL : valC;
        icode == IJXX && Bch : valC;
        icode == IRET : valM;
        1 : valP;
];
```




State


- PC register
- **Cond. Code register**
- Data memory
- Register file

All updated as clock rises


Combinational Logic


- ALU
- Control logic
- Memory reads
 - Instruction memory
 - Register file
 - Data memory







- state set according to second irmovl instruction
- combinational logic starting to react to state changes







- state set according to second irmovl instruction
- combinational logic generates results for add1 instruction





- state set according to add1 instruction
- combinational logic starting to react to state changes





- state set according to addl instruction
- combinational logic generates results for je instruction

SEQ Summary

Implementation

- Express every instruction as series of simple steps
- Follow same general flow for each instruction type
- Assemble registers, memories, predesigned combinational blocks
- Connect with control logic

Limitations

- Too slow to be practical
- In one cycle, must propagate through instruction memory, register file, ALU, and data memory
- Would need to run clock very slowly
- Hardware units only active for fraction of clock cycle