

# FPGA 系統設計實務

期末報告

B10702226

李季鴻

# Design

# Decoder 真值表

		regEn	regSel	regData	reg op	reg 外	readA	readB	outB_in	outImm	LHI
00001	LHI	1	instr[10:8]	ALUout	0	0	instr[10:8]		instr[7:0]	1	1
00010	LLI	1	instr[10:8]	ALUout	0	0	X		instr[7:0]	1	0
00011	LDR	1	instr[10:8]	MEMout	1	1	instr[7:5]		instr[4:0]	1	0
00101	STR	0	X	X	0	0	instr[7:5]	instr[10:8]	instr[4:0]	1	0
00000	ADD	1	instr[10:8]	ALUout	0	0	instr[7:5]	instr[4:2]		0	0
00000	ADC	1	instr[10:8]	ALUout	0	0	instr[7:5]	instr[4:2]		0	0
00000	SUB	1	instr[10:8]	ALUout	0	0	instr[7:5]	instr[4:2]		0	0
00000	SBB	1	instr[10:8]	ALUout	0	0	instr[7:5]			0	0
00110	CMP	0	X	X	0	0	instr[7:5]	instr[4:2]		0	0
00111	ADDI	1	instr[10:8]	ALUout	0	0	instr[7:5]		instr[4:0]	1	0
01000	SUBI	1	instr[10:8]	ALUout	0	0	instr[7:5]		instr[4:0]	1	0
01011	MOV	1	instr[10:8]	ALUout	0	0	instr[7:5]		0x0000	1	0
C3	BCC	0	X	X	0	0	X	X		0	0
C2	BCS	0	X	X	0	0	X	X		0	0
C1	BNE	0	X	X	0	0	X	X		0	0
C0	BEQ	0	X	X	0	0	X	X		0	0
CE	B[AL]	0	X	X	0	0	X	X		0	0
10000	JMP	0	X	X	0	0	X	X		0	0
10001	JAL	1	instr[10:8]	pcaddr	2	1	X	X		0	0
10010	JAL	1	instr[10:8]	pcaddr	2	1	instr[7:5]		0x0000	1	0
10011	JR	0	X	X	0	0	instr[7:5]		0x0000	1	0
11100	OutR	0	X	X	0	0	instr[7:5]		0x0000	1	0
11100	HLT	0	X	X	0	0	X	X	0	0	0

add/sub	logicm	memread	memEn	memAddr	memData	done	pcen	pcext	pe ine bra
0	1	0	0	X	X	0		1	0
0	1	0	0	X	X	0		1	0
0	0	1	0	ALUout	X	0		1	0
0	0	0	1	ALUout	RB	0		1	0
0	0	0	0	X	X	0		1	0
0	0	0	0	X	X	0		1	0
1	0	0	0	X	X	0		1	0
1	0	0	0	X	X	0		1	0
1	0	0	0	X	X	0		1	0
0	0	0	0	X	X	0		1	0
1	0	0	0	X	Х	0		1	0
0	0	0	0	X	Х	0		1	0
0	0	0	0	X	X	0		disp	0
0	0	0	0	X	X	0		disp	0
0	0	0	0	X	X	0		disp	0
0	0	0	0	X	X	0		disp	0
0	0	0	0	X	X	0		disp	0
0	0	0	0	X	X	0		instr[10:0]	1
0	0	0	0	X	X	0		disp	0
0	0	0	0	X	X	0		ALUout	1
0	0	0	0	Х	X	0		ALUout	1
0	0	0	0	Х	X	0		1	0
0	0	0	0	Х	Х	1		0	0

# Verilog HDL

# 1. CPU

```
21 module RISC CPU 16bits(
22
       input clk, rst n, test normal,
23
        input ext wen,
        input [7:0] ext addr,
24
       input [15:0] ext data,
25
       output [15:0] OutR, mem out,
26
       output done,
27
       output [1:0] tb step,
28
       output [15:0] ins,
29
30
       output pc en,
31
       output [15:0] pc ext
32
        );
        wire [7:0] mem addr;
33
        wire [15:0] mem data;
34
        wire [2:0] rf addr;
35
        wire [2:0] rf readA, rf readB;
        wire [15:0] rf_B;
37
        wire [15:0] rf_data;
38
        wire [15:0] alu imm B;
39
        wire [15:0] alu o;
40
        wire [15:0] pc_addr;
41
        wire [1:0] rf op;
42
        assign mem_clk = (ext_wen)? clk:clk_sl;
43
44
        Datapath ut (
45
           .mem clk(mem clk),
46
           .mem wen (mem wen),
47
           .mem ren(mem ren),
48
           .mem addr (mem addr),
49
           .mem datain (mem data),
50
           .mem dataout(mem out),
           .rf_clk(clk_sl),
51
           .rst n(rst n),
52
           .rf en(rf en),
53
           .rf op (rf op),
54
           .rf addr(rf addr),
55
           .rf readA(rf readA),
56
           .rf readB(rf readB),
57
           .rf B(rf B),
58
           .add0 subl(alu add0 subl),
59
           .ext imm(alu ext imm),
60
           .ext immB(alu imm B),
61
           .LHI(alu LHI),.LLI(alu LLI),
62
63
           .alu out(alu o),
64
           .N(alu_N),.Z(alu_Z),.C(alu_C),.V(alu_V),
           .ctro_outR(ctro_outR),
65
66
           .OutR(OutR),
67
           .pc_clk(clk_sl),
           .pc_ext(pc_ext),
68
           .pc_inc0_juml(pc_inc0_juml),
69
70
           .pc_en(pc_en),
71
           .pc_addr(pc_addr)
72
        );
        Controller uut (
73
74
           .rst n(rst n),
75
           .instruction(mem out),
           .alu_N(alu_N),.alu_Z(alu_Z),.alu_C(alu_C),.alu_V(alu_V),
76
77
           .alu_o(alu_o),
78
           .rf B(rf B),
79
           .pc addr(pc addr),
           .alu add0 subl(alu add0 subl),
80
           .alu LHI(alu LHI),
81
```

```
82
           .alu LLI(alu LLI),
           .alu_ext_imm(alu_ext_imm),
 83
           .alu_imm_B(alu_imm_B),
 84
           .rf en(rf en),
 85
           .rf op (rf op),
 86
           .rf addr (rf addr),
 87
           .rf readA(rf readA),
 88
           .rf readB(rf readB),
 89
 90
           .pc_en(pc_en),
           .pc_inc0_juml(pc_inc0_juml),
 91
 92
           .pc ext(pc ext),
 93
           .ext wen(ext wen),
           .ext_addr(ext_addr),
 94
           .ext_data(ext_data),
 95
           .mem_wen(mem_wen),
 96
 97
           .mem_ren(mem_ren),
           .mem addr(mem addr),
98
           .mem data(mem data),
99
100
           .ctro outR(ctro outR),
           .done(done),
101
102
           .ins(ins),
           .clk(clk),
103
104
           .timer_en(~(done|ext_wen|test_normal)),
105
           .step(step),
           .clk_s0(clk_s0),
106
107
           .clk sl(clk sl),
           .tb step(tb step)
108
           );
109
110 endmodule
```

# 2. Controller

```
21 module Controller (
22
       input clk, rst n, timer en,
23
       input ext wen,
24
       input [7:0] ext addr,
       input [15:0] ext_data,
25
26
       output step, clk s0, clk s1,
       input [15:0] instruction,
27
       input alu N, alu Z, alu C, alu V,
28
       input [15:0] alu o,
29
       input [15:0] rf B,
30
       input [15:0] pc addr,
31
       output alu_add0_subl,alu_LHI,alu_LLI,alu_ext_imm,
32
       output [15:0] alu imm B,
33
       output rf en,
34
       output [1:0] rf op,
35
       output [2:0] rf_addr,rf_readA,rf_readB,
36
       output pc_en,pc_inc0_juml,
37
       output [15:0] pc_ext,
38
       output mem wen, mem ren,
39
40
       output [7:0] mem addr,
41
       output [15:0] mem data,
42
       output ctro outR,
43
       output done,
44
        output [15:0] ins,
45
       output [1:0] tb step
46
        Instruction_decoder uut(
47
          .clk(clk_s0),.clk_s1(clk_s1),
48
49
           .rst n(rst n),
50
           .step(step),
51
           .instruction(instruction),
           .alu_N(alu_N),.alu_Z(alu_Z),.alu_C(alu_C),.alu_V(alu_V),
52
53
           .alu o(alu o),
           .rf B(rf B),
54
           .pc addr(pc addr),
55
           .alu add0 subl(alu add0 subl),
56
          .alu LHI(alu LHI),
57
          .alu LLI(alu LLI),
58
          .alu ext imm(alu ext imm),
59
60
          .alu imm B(alu imm B),
61
          .rf en(rf en),
62
          .rf_op(rf_op),
63
          .rf addr(rf addr),
64
          .rf_readA(rf_readA),
          .rf_readB(rf_readB),
65
          .pc_en(pc_en),
66
           .pc_inc0_juml(pc_inc0_juml),
67
68
           .pc_ext(pc_ext),
69
           .ext mem wen(ext wen),
70
           .ext_mem_addr(ext_addr),
71
           .ext mem data(ext data),
72
           .mem wen (mem wen),
73
           .mem ren (mem ren),
                                                            82
                                                                       .rst n(rst n),
74
           .mem addr (mem addr),
                                                                       .E(timer en),
                                                            83
75
           .mem data(mem data),
                                                            84
                                                                       .step(step),
           .ctro_outR(ctro_outR),
76
                                                                       .clk s0(clk s0),
                                                            85
77
           .done(done),
                                                                       .clk sl(clk sl),
                                                            86
78
           .ins(ins)
                                                            87
                                                                       .div count(tb step));
79
       ):
80
       Timer_generator ut(
                                                            88
81
           .clk(clk),
                                                            89 endmodule
```

#### 3. Datapath

```
21 module Datapath (
22
       input mem_clk,rf_clk,pc_clk,rst_n,
23
       input mem wen, mem ren, rf en, pc en,
24
       input [7:0] mem addr,
25
       input [15:0] mem datain,
       output [15:0] mem dataout,
26
       input pc_inc0_juml,
27
       input [15:0] pc ext,
28
       output [15:0] pc addr,
29
       input [2:0] rf addr,
30
31
       input [1:0] rf op,
       input [2:0] rf readA, rf readB,
32
       output [15:0] rf B,
33
       input add0 subl, LHI, LLI, ext imm,
34
       input [15:0] ext_immB,
35
36
       output [15:0] alu_out,
37
       output N,Z,C,V,
38
       input ctro_outR,
39
       output [15:0] OutR
40
       );
41
       wire [7:0] mem address;
42
       assign mem_address = (mem_wen|mem_ren)? mem_addr:pc_addr[7:0];
43
       wire [15:0] rf data;
44
       assign rf data = (rf op==2'b00)? alu out:
                           (rf op==2'b01)? mem dataout : pc addr;
45
       memory_256x16 my_mem(
46
47
          .clk(mem clk),
48
          .write en (mem wen),
          .address(mem address),
49
           .data_in(mem_datain),
50
           .data out (mem dataout)
51
       );
52
       RF ALU_16bits my_rfalu(
53
          .clk(rf_clk),
54
55
           .rst n(rst n),
56
          .RF en (rf en),
57
          .RF addr(rf addr),
58
          .read A(rf readA),
59
          .read_B(rf_readB),
           .rB(rf_B),
60
61
           .RF_data(rf_data),
           .add0 subl(add0 subl),
62
          .ext_imm(ext_imm),
63
           .ext B data(ext immB),
64
          .LHI(LHI),.LLI(LLI),
65
66
           .S(alu out),
67
           .N(N), .Z(Z), .C(C), .V(V),
68
           .ctro outR(ctro outR),
           .OutR(OutR)
69
70
       ProgramCounter my pc(
71
72
          .clk(pc clk),
73
          .rst n(rst n),
74
          .ext(pc ext),
75
           .inc0_juml(pc_inc0_juml),
           .E(pc_en),
76
77
           .address(pc_addr)
78
       );
79
    endmodule
```

# 4. Instruction Decoder

```
21 module Instruction decoder (
       input clk, rst_n, clk_sl,
22
23
       input step,
       input [15:0] instruction,
24
       input alu_N,alu_Z,alu_C,alu_V,
25
26
       input [15:0] alu o,
27
       input [15:0] rf B,
28
       input [15:0] pc addr,
29
       output reg alu_add0_sub1,alu_LHI,alu_LLI,alu_ext_imm,
30
       output reg [15:0] alu imm B,
       output reg rf_en,
31
       output reg [1:0] rf op,
32
33
       output reg [2:0] rf_addr,rf_readA,rf_readB,
34
      output reg pc en,
35
      output reg pc inc0 juml,
36
      output reg [15:0] pc_ext,
       input ext_mem_wen,
37
       input [7:0] ext mem addr,
38
       input [15:0] ext mem data,
39
40
       output reg mem wen, mem ren,
       output reg [7:0] mem addr,
41
42
       output reg [15:0] mem_data,
       output reg ctro_outR,
43
       output reg done,
44
4.5
       output reg [15:0] ins
46
       );
       always@(posedge clk or negedge rst n)
47
48
          if(!rst n) ins<=0;</pre>
49
          else ins <= instruction;</pre>
      reg LHI, LLI, LDR, STR, ADD, ADC, SUB, SBB, CMP, ADDI,
50
          SUBI, MOV, BCC, BCS, BNE, BEQ, BAL, JMP, JAL, JALR, JR, OutR, HLT;
51
       reg N, Z, C, V;
52
53
       reg [15:0] S;
54
       always@(posedge clk sl or negedge rst n)
          if(!rst_n)begin
55
             N < = 0:
56
             Z<=0:
57
             C<=0;
58
             V<=0;
59
             S<=0;
60
          end
61
62
          else begin
             N<=alu N;
63
             Z<=alu Z;
64
65
             C<=alu C;
              V<=alu V;
66
67
              S<=alu o;
68
           end
       always@(*)begin
69
70
           if(SUB|SBB|CMP|SUBI) alu add0 sub1 = 1'b1;
71
          else alu add0 sub1 = 1'b0;
72
73
74
          if(LHI) alu LHI = 1'bl;
           else alu LHI = 1'b0;
75
76
77
           if(LLI) alu LLI = 1'b1;
           else alu LLI = 1'b0;
78
79
           if(LHI|LLI|LDR|STR|ADDI|SUBI|MOV|JALR|JR|OutR) alu ext imm = 1'bl;
80
81
           else alu ext imm = 1'b0;
```

```
82
           if(LHI|LLI) alu imm B = {8'h00,ins[7:0]};
 83
           else if(LDR|STR|ADDI|SUBI) alu imm B = {11'h000,ins[4:0]};
 84
 85
           else alu imm B = 16'h0;
86
          if(LHI|LLI|LDR|ADD|ADC|SUB|SBB|ADDI|SUBI|MOV|JAL|JALR) rf en = 1'b1;
87
88
           else rf en = 1'b0;
89
          if(LDR) rf_op = 2'b01;
90
           else if(JAL|JALR) rf_op = 2'b10;
 91
 92
           else rf op = 2'b00;
 93
          rf_addr = ins[10:8];
 94
95
           if(LHI) rf readA = ins[10:8];
96
97
          else rf_readA = ins[7:5];
98
99
           if(STR) rf readB = ins[10:8];
          else rf readB = ins[4:2];
100
101
           if(step) pc en = 1'bl;
102
           else pc en = 1'b0;
103
104
           if(JMP|JAL|JALR) pc_inc0_juml = 1'b1;
105
           else pc_inc0_juml = 1'b0;
106
107
108
           if (JALR|JR) pc ext = alu o;
           else if (JMP) pc ext = {pc addr[15:11], ins[10:0]};
109
           else if (BCC|BCS|BNE|BEQ|BAL|JAL) begin
110
              if (ins[7]==1'b1)
111
112
                 pc ext = ~{8'h00,~ins[7:0]+1'b1}+1'b1;
113
              else
                 pc_ext = {8'h00,ins[7:0]};
114
           end
115
116
           else pc_ext = 16'h1;
117
          if((STR&&step!=0)|ext mem wen) mem wen = 1'bl;
118
119
           else mem wen = 1'b0;
120
           if(LDR&&step!=0) mem_ren = 1'b1;
121
122
           else mem ren = 1'b0;
123
           if(ext_mem_wen) mem_addr = ext_mem_addr;
124
           else mem_addr = alu_o;
125
126
127
           if (ext mem wen) mem data = ext mem data;
128
           else mem data = rf B;
129
           if (OutR) ctro outR = 1'bl;
130
           else ctro outR = 1'b0;
131
132
          if(HLT) done = 1'bl;
133
           else done = 1'b0;
134
135
       end
136
137
138
139
140
141
       always@(ins,N,Z,C,V) begin
142
          //ins[15]==0
```

```
if(ins[15:11] == 5'b00001) LHI = 1'b1;
143
144
            else LHI = 1'b0;
            if(ins[15:11]==5'b000010) LLI = 1'b1;
145
            else LLI = 1'b0;
146
            if(ins[15:11] == 5'b00011) LDR = 1'b1;
147
            else LDR = 1'b0;
148
149
            if(ins[15:11]==5'b00101) STR = 1'b1;
            else STR = 1'b0;
150
            if(ins[15:11]==5'b000000&&ins[1:0]==2'b00) ADD = 1'b1;
151
152
            else ADD = 1'b0;
            if(ins[15:11]==5'b000000&&ins[1:0]==2'b01) ADC = 1'b1;
153
            else ADC = 1'b0;
154
            if(ins[15:11]==5'b000000&&ins[1:0]==2'b10) SUB = 1'b1;
155
156
            else SUB = 1'b0;
            if(ins[15:11] == 5'b000000&&ins[1:0] == 2'b11) SBB = 1'b1;
157
158
            else SBB = 1'b0;
159
            if(ins[15:11] == 5'b00110&&ins[1:0] == 2'b01) CMP = 1'b1;
            else CMP = 1'b0;
160
            if(ins[15:11] == 5'b00111) ADDI = 1'b1;
161
            else ADDI = 1'b0;
162
            if(ins[15:11] == 5'b01000) SUBI = 1'b1;
163
            else SUBI = 1'b0;
164
            if(ins[15:11]==5'b01011) MOV = 1'b1;
165
            else MOV = 1'b0;
166
            //ins[15:13]==3'b100
167
            if(ins[15:11] == 5'b10000) JMP = 1'b1;
168
169
            else JMP = 1'b0;
            if(ins[15:11]==5'b10001) JAL = 1'b1;
170
            else JAL = 1'b0;
171
            if(ins[15:11] == 5'b10010) JALR = 1'b1;
172
173
            else JALR = 1'b0;
174
            if(ins[15:11]==5'b10011) JR = 1'b1;
            else JR = 1'b0;
175
            //ins[15:13] == 3'b111
176
177
            if(ins[15:11]==5'b11100&&ins[1:0]==2'b00) OutR = 1'b1;
            else OutR = 1'b0;
178
            if(ins[15:11] == 5'b11100&&ins[1:0] == 2'b01) HLT = 1'b1;
179
180
            else HLT = 1'b0;
            //ins[15:8]==8'hCx
181
            if(ins[15:8]==8'hC3&&~C) BCC = 1'b1;
182
183
            else BCC = 1'b0;
            if(ins[15:8] == 8'hC2&&C) BCS = 1'b1;
184
            else BCS = 1'b0;
185
            if(ins[15:8] == 8'hCl&&~Z) BNE = 1'b1;
186
187
            else BNE = 1'b0;
            if(ins[15:8] == 8'hC0&&Z) BEQ = 1'b1;
188
189
            else BEQ = 1'b0;
            if(ins[15:8] == 8'hCE) BAL = 1'b1;
190
            else BAL = 1'b0;
191
192
193
         end
194
195 endmodule
```

# 5. Timing Generator

```
21 module Timer generator (
       input clk, rst n, E,
22
23
       output reg step,
      output reg clk_s0,clk_s1,
24
      output [1:0] div count
25
26
       );
27
      parameter div0 = 0,
28
                 divl = 1,
29
30
                 div2 = 2,
                 div3 = 3;
31
32
33
     reg [1:0] div count;
      always@(posedge clk or negedge rst_n)
34
          if(!rst_n)
35
             div_count <= div0;
36
37
          else if(div_count==div3)
             div_count <= div0;
38
39
          else if(E)
40
             div_count <= div_count+1;
41
       always@(div_count)
42
          if(div_count==div3)clk_sl=1;
43
          else clk_sl=0;
44
45
      always@(div_count)
46
         if (div count == divl) clk s0=1;
47
48
          else clk_s0=0;
49
       always@(div_count)
50
51
          if (div count == div0 | | div count == div1)
             step=0;
52
53
          else
54
             step=1;
55 endmodule
```

# 6. Program Counter

```
module ProgramCounter(
22
      input clk, rst n,
      input [15:0] ext,
23
      input inc0 jum1,
24
      input E,
25
      output reg [15:0] address
26
27
       );
28
29
      always@(posedge clk or negedge rst n) begin
         if(!rst n) address<=0;
30
          else if(E) begin
             if(inc0 juml) address <= ext;
32
             else address <= address+ext;
33
          end
34
35
       end
36
37 endmodule
```

# 7. 256x16 Memory

```
21 module memory 256x16(
      input clk, write en,
       input [7:0] address,
23
       input [15:0] data in,
24
      output [15:0] data_out
25
26
        );
27
      reg [15:0] memory [0:255];
28
29
       assign data out = memory[address];
30
       always@(posedge clk)
31
           if (write en) memory[address] <= data in;
32
33
34
35 endmodule
```

# 8. Register File + ALU

```
21 module RF_ALU_16bits(
       input clk, rst_n, RF_en,
22
23
       input [2:0] RF_addr,read_A,read_B,
24
       input [15:0] RF_data,
       input add0_sub1,
25
       input ext imm,
26
27
       input [15:0] ext_B_data,
       input LHI, LLI,
28
       output [15:0] S,
29
       output N, Z, C, V,
30
31
      output [15:0] rA,rB,
32
33
34
      input ctro outR,
35
      output reg [15:0] OutR
36
       );
37
    wire [15:0] alu_Bin;
38
   wire [15:0] alu_S;
39
40 assign alu_Bin = (ext_imm)? ext_B_data:rB;
41 wire [15:0] logicm S; // logicm ALU
42 assign S = (LHI|LLI)? logicm_S:alu_S;
43 assign logicm_S = (LHI)? {ext_B_data[7:0],rA[7:0]}:{8'h00,ext_B_data[7:0]};
44
45
    RegisterFile 16bits mu rf(
46
       .clk(clk),
       .rst_n(rst_n),
47
       .write en(RF en),
48
49
       .read_A(read_A),
       .read_B(read_B),
50
       .write_addr(RF_addr),
51
52
       .write data(RF data),
       .out A(rA),
53
       .out_B(rB)
54
        );
55
56 ALU 16bits my alu(
57
       .A(rA),
       .B(alu_Bin),
58
59
       .add0 subl(add0 subl),
       .S(alu S),
60
61
       .N(N),.Z(Z),.C(C),.V(V)
62
       );
63
       always@(posedge clk or negedge rst_n)
          if(!rst_n) OutR<=16'h0000;
64
65
          else if(ctro_outR) OutR<=rA;</pre>
66 endmodule
```

# 9. Eight Register File

```
module RegisterFile 16bits(
22
       input clk, rst n, write en,
       input [2:0] read A, read B, write addr,
23
       input [15:0] write data,
24
       output [15:0] out A, out B
25
26
        );
27
       wire [7:0] rf en;
28
       wire [15:0] Q0,Q1,Q2,Q3,Q4,Q5,Q6,Q7;
29
30
       decoder NtoM #(.N(3)) decoder1(
31
          .S(write addr),
32
           .E(write en),
33
           .O(rf en)
34
          );
35
       multiplexer 8tol 16bits mult1(
36
          .SO(read A[0]),.S1(read A[1]),.S2(read A[2]),
37
           .A0(Q0),.A1(Q1),.A2(Q2),.A3(Q3),.A4(Q4),.A5(Q5),.A6(Q6),.A7(Q7),
38
           .0 (out A)
39
          );
40
41
       multiplexer 8tol 16bits mult2(
42
           .SO(read B[0]),.S1(read B[1]),.S2(read B[2]),
43
           .A0(Q0),.A1(Q1),.A2(Q2),.A3(Q3),.A4(Q4),.A5(Q5),.A6(Q6),.A7(Q7),
44
45
           .0(out B)
46
          );
47
       DFF 16bits dff1(
48
           .clk(clk),.rst_n(rst_n),
49
50
           .E(rf en[0]),
51
           .Din(write data),
52
           .Qout (Q0)
53
          );
       DFF 16bits dff2(
54
55
           .clk(clk),.rst_n(rst_n),
           .E(rf en[1]),
56
57
           .Din(write data),
           .Qout (Q1)
58
59
          );
       DFF_16bits dff3(
60
           .clk(clk),.rst_n(rst_n),
61
           .E(rf_en[2]),
62
           .Din(write data),
63
                                                                       .Qout (Q5)
                                                           82
           .Qout (Q2)
64
                                                           83
                                                                       );
          );
65
                                                                    DFF 16bits dff7(
                                                           84
       DFF 16bits dff4(
66
                                                                       .clk(clk),.rst_n(rst_n),
           .clk(clk),.rst_n(rst_n),
                                                           85
67
                                                           86
                                                                       .E(rf en[6]),
68
           .E(rf en[3]),
69
           .Din(write data),
                                                           87
                                                                       .Din(write data),
70
           .Qout (Q3)
                                                                       .Qout (Q6)
                                                           88
71
          );
                                                           89
                                                                       );
       DFF 16bits dff5(
72
                                                                    DFF 16bits dff8(
                                                           90
          .clk(clk),.rst n(rst n),
73
                                                                       .clk(clk),.rst n(rst n),
                                                           91
74
           .E(rf en[4]),
                                                                       .E(rf en[7]),
                                                           92
75
           .Din(write data),
                                                           93
                                                                       .Din(write data),
76
           .Qout (Q4)
                                                           94
                                                                       .Qout (Q7)
77
          );
                                                           95
                                                                       );
       DFF 16bits dff6(
78
                                                           96
79
          .clk(clk),.rst_n(rst_n),
80
           .E(rf en[5]),
                                                           98 endmodule
           .Din(write data),
81
```

# 10. ALU

```
21 module ALU 16bits(
       input [15:0] A,B,
22
       input add0 sub1,
23
       output [15:0] S,
24
25
       output N, Z, C, V
26
        );
27
       wire [15:0] C buf;
28
       wire [15:0] B comp;
29
       assign B comp = (add0 sub1)? B^16'hffff:B;
30
       assign N = S[15];
31
32
       assign Z = \sim (|S);
33
       assign C = C buf[15];
       assign V = ((add0 subl^B[15])~^A[15])&(S[15]^C);
34
35
       full adder fadd0(
36
           .A(A[0]),
           .B(B_comp[0]),
37
           .C in(add0 subl),
38
           .S(S[0]),
39
           .C out(C buf[0])
40
          );
41
       full_adder faddl(
42
           .A(A[1]),
43
44
           .B(B comp[1]),
45
           .C in(C_buf[0]),
46
           .S(S[1]),
47
           .C_out(C_buf[1])
48
           );
49
       full adder fadd2(
50
           .A(A[2]),
51
           .B(B comp[2]),
           .C in(C buf[1]),
52
53
           .S(S[2]),
           .C_out(C_buf[2])
54
          );
55
       full_adder fadd3(
56
           .A(A[3]),
57
           .B(B_comp[3]),
58
           .C in(C buf[2]),
59
           .S(S[3]),
60
61
           .C_out(C_buf[3])
62
          );
       full adder fadd4(
63
           .A(A[4]),
64
65
           .B(B comp[4]),
66
           .C in(C buf[3]),
67
           .S(S[4]),
68
           .C_out(C_buf[4])
69
          );
70
       full adder fadd5(
71
           .A(A[5]),
72
           .B(B_comp[5]),
           .C_in(C_buf[4]),
73
           .S(S[5]),
74
           .C_out(C_buf[5])
75
          );
76
77
       full_adder fadd6(
78
           .A(A[6]),
79
           .B(B_comp[6]),
80
           .C in(C buf[5]),
81
           .S(S[6]),
```

```
.C out(C buf[6])
82
 83
           );
        full_adder fadd7(
 84
 85
           .A(A[7]),
 86
           .B(B comp[7]),
 87
           .C in(C buf[6]),
 88
           .S(S[7]),
           .C_out(C_buf[7])
 89
 90
           );
        full adder fadd8(
 91
           .A(A[8]),
 92
           .B(B comp[8]),
 93
           .C in(C buf[7]),
 94
           .S(S[8]),
 95
           .C_out(C_buf[8])
 96
 97
           );
        full adder fadd9(
 98
99
           .A(A[9]),
100
           .B(B_comp[9]),
101
           .C_in(C_buf[8]),
102
           .S(S[9]),
           .C_out(C_buf[9])
103
104
           );
        full_adder fadd10(
105
          .A(A[10]),
106
           .B(B_comp[10]),
107
           .C_in(C_buf[9]),
108
           .S(S[10]),
109
           .C_out(C_buf[10])
110
           );
111
        full adder faddll(
112
113
          .A(A[11]),
114
           .B(B comp[11]),
           .C in(C buf[10]),
115
116
           .S(S[11]),
117
           .C out(C buf[11])
118
           );
119
        full adder fadd12(
120
          .A(A[12]),
121
           .B(B comp[12]),
122
           .C in(C buf[11]),
123
           .S(S[12]),
124
           .C_out(C_buf[12])
125
          );
126
        full adder fadd13(
127
           .A(A[13]),
128
           .B(B comp[13]),
           .C in(C buf[12]),
129
           .S(S[13]),
130
           .C_out(C_buf[13])
131
           );
132
        full adder fadd14(
133
134
           .A(A[14]),
135
           .B(B comp[14]),
136
           .C in(C buf[13]),
                                                               144
                                                                           .S(S[15]),
137
           .S(S[14]),
                                                               145
                                                                           .C out(C buf[15])
138
           .C_out(C_buf[14])
                                                                           );
                                                               146
           );
139
                                                               147
        full adder fadd15(
140
                                                               148
           .A(A[15]),
141
                                                               149 endmodule
           .B(B comp[15]),
142
                                                               150
           .C in(C buf[14]),
143
```

# 11. full Adder

```
21 module full adder
22 // #(parameter N=16)(
23 // input [N-1:0] A,B,
   // input C in,
24
25
   // output reg [N-1:0] S,
26 // output reg C_out
27 //
        );
28 //
29 // genvar i;
30 // wire [N-2:0] C buf;
   // assign {C_out, S[N-1]}=A[N-1]+B[N-1]+C_buf[N-2];
31
   // assign {C_buf[0],S[0]}=A[0]+B[0]+C_in;
32
33 // generate for(i=1;i<N-1;i=i+1) begin: gener fadder
34 //
         assign {C_buf[i],S[i]}=A[i]+B[i]+C_buf[i-1];
35 // end
36 // endgenerate
37
       (
       input A,B,
38
39
       input C_in,
40
      output reg S,
      output reg C_out
41
42
       );
43
44
       always@(A,B,C_in)
          {C_out,S}=A+B+C_in;
45
46
47 endmodule
```

#### 12. Decoder

```
21 module decoder NtoM
        #(parameter N=3)(
22
        input [N-1:0] S,
23
24
       input E,
25
        output reg [2**N-1:0] O
       );
26
27
28
       integer i;
       always@(S,E)
29
       begin
30
         for(i=0;i<2**N;i=i+1)begin
31
             if(S==i&&E==1'bl) O[i]=1'bl;
32
33
             else O[i]=1'b0;
34
          end
35
       end
36
37 endmodule
```

# 13. Multiplexer 8tol 16bits

```
21 module multiplexer_8tol_16bits(
22
       input S2, S1, S0,
       input [15:0] A7, A6, A5, A4, A3, A2, A1, A0,
23
       output reg [15:0] O
24
25
        );
        always@(*)begin
26
27
          case({S2,S1,S0})
          0:O=A0;
28
29
          1:0=A1;
          2:0=A2;
30
          3:0=A3;
31
32
          4:0=A4;
          5:0=A5;
33
          6:0=A6;
34
          7:0=A7;
35
36
          endcase
        end
37
38 endmodule
```


# 14. D-Flip Flop 16bits

```
21 module DFF_16bits(
       input clk, E, rst n,
22
23
       input [15:0] Din,
24
       output reg [15:0] Qout
25
       );
       always@(posedge clk or negedge rst_n)
26
27
       begin
28
          if(!rst_n)
             Qout<=16'h0000;
29
30
          else if(E)
             Qout<=Din;
31
32
       end
33
34 endmodule
```

# Verification

# 1. CPU


# behavioral



#### 

# post-route





#### 2. Controller

```
initial begin
                                      $monitor("PC ext=%h, PC IncBra=%h, ins=%h", PC ext, PC IncBra01, Ins);
  143
  144
                                      rst n=0;
  145
  146
                                      #1 rst_n = 1;
                                      write mem(16'h0,16'b00010 001 00001010) ; //
  147
                                      write mem(16'h1,16'b00010 000 00110000 ) ; //
  148
                                      write mem(16'h2,16'b00000 001 000 001 00 ) ; //
  149
                                      write mem(16'h3,16'b00011 010 000 00000
                                                                                                                                                                      );//
  150
                                      write mem(16'h4,16'b00101 010 000 01010 ); //
  151
                                     write mem(16'h5,16'b00111 000 000 00001 ); //
  152
                                     write mem(16'h6,16'b00110 000 001 000 01) ; //
  153
                                     write mem(16'h7,16'bl1000001 11111100 ); //
  154
                                     run = 1;
  155
  156
                                     #50:
                                     mem write<=0;
  157
                                 158
                                     for(i=0;i<10;i=i+1)begin
  159
  160
  161
  162
  163
                            end
  164
                           always #5 clk = ~clk;
  165
  166
                            task write mem;
  167
                            input [15:0 ] addr, data;
                            begin
  168
  169
  170
  171
  172
  173
  174
  175
   176
                            end
  177
                            endtask
 behavioral
Simulator is doing circuit initialization prinished circuit initialization process.

PC_ext=0001,PC_IncBra=0,ins=xxxx

PC_ext=0001,PC_IncBra=0,ins=xxxx

PC_ext=0001,PC_IncBra=0,ins=110a

PC_ext=0001,PC_IncBra=0,ins=110a

PC_ext=0001,PC_IncBra=0,ins=110a

PC_ext=0001,PC_IncBra=0,ins=110a

PC_ext=0001,PC_IncBra=0,ins=xxxx

PC_ext=0001,PC_IncBra=0,ins=110a

PC_ext=0001,PC_IncBra=0,ins=110a

PC_ext=0001,PC_IncBra=0,ins=110a


PC_ext=0001,PC_IncBra=0,ins=10x

PC_ext=0001,PC_IncBra=0,ins=
 Simulator is doing circuit initialization process.
 Finished circuit initialization process.
  Stopped at time: 495 ns: File "F:/ OTHER /FPGA test/FPGA hw/2/CPU 16b/Controller tb.v" Line 163
```


#### 3. Datapath

```
initial begin
123
124
          #5 rst n<=1;
          w mem(0,16'h5487);
125
           testalu(0,0,1,1,16'hff,3'h0,3'h0);
126
           write reg(2'h0,3'h0);
127
           write_reg(2'h0,3'h1);
128
129
           testalu(0,0,1,1,16'h12,3'h2,3'h0);
130
           write reg(2'h0,3'h2);
131
           testalu(0,0,1,1,16'h34,3'h3,3'h0);
132
           write reg(2'h0,3'h3);
           testalu(0,0,0,0,16'h0,3'h2,3'h3);
133
           write_reg(2'h0,3'h4);
134
           r_outR(0);r_outR(1);
135
136
           r_outR(2);r_outR(3);
137
           r outR(4);
           #20 $finish;
138
       end
139
        task w_mem();
140
          input [7:0] addr;
141
           input [15:0] data;
142
          begin
143
             mem wen<=1;
144
             mem addr<=addr;
145
             mem datain<=data;
146
147
              #5 mem clk<=1;
              #5 mem clk<=0; mem_wen<=0;
148
149
           end
       endtask
150
       task r outR();
151
           input [2:0] ra;
152
153
          begin
              rf readA<=ra;
154
155
             ctro outR<=1;
156
              #5 rf clk<=1;
157
              #5 rf clk<=0; ctro outR<=0;
158
           end
       endtask
159
160
       task testalu();
          input add0 subl, lhi, lli, ext imB;
161
          input [15:0] imBdata;
162
          input [2:0] ra,rb;
163
          begin
164
              #10
165
              LHI<=lhi;
166
             LLI<=11i;
167
              ext_imm<=ext_imB;
168
              ext immB<=imBdata;
169
170
              rf_readA<=ra;
              rf readB<=rb;
171
172
           end
       endtask
173
       task write reg();
174
           input [1:0] op;
175
           input [2:0] addr;
176
          begin
177
178
              rf en<=1;
              rf op<=op;
179
              rf addr<=addr;
180
              #5 rf_clk<=1;
181
              #5 rf_en<=0;rf_clk<=0;
182
183
           end
      endtask
184
185 endmodule
```

**Datapath behavioral** 



# **Datapath post-route**



#### 4. Instruction decoder

```
initial
            $monitor("%h %h %h",clk,instruction,alu_add0_subl,alu_LHI,
106
107
                      alu LLI, alu ext imm, alu imm B, rf en,
                      rf op, rf addr, rf readA, rf readB, done);
108
         initial begin
109
            rst n = 0;
110
            clk sl = 0;
111
            step = 0;
112
            instruction = 0;
113
            alu_N = 0;
114
            alu_Z = 0;
115
            alu_C = 0;
116
            alu_V = 0;
117
            alu o = 0;
118
            rf B = 0;
119
120
            pc_addr = 0;
121
            ext mem wen = 0;
            ext mem addr = 0;
122
            ext mem data = 0;
123
            #5 rst n=1;
124
            inst(16'b00010_000_00110000);
125
            inst(16'b00010_001_00110111);
inst(16'b00001_010_01111111);
126
127
            inst(16'b00110_000_010_100_01);
128
129
            inst(16'b11000001 11110111);
            inst(16'b11100_000_000_000000);
130
            inst(16'b11100 000 000 00001);
131
132
            #20 $finish;
133
         end
134
         task inst();
135
            input [15:0] in;
            begin
136
                @(negedge clk) #5 instruction<=in;
137
                @(posedge clk) #5;
138
                                                post-route
139
            end
140
         endtask
                                                #run all
                                                                                             1 1030 0 0 0 0 0000 1 0 0 0 00
141
         always begin
                                                Simulator is doing circuit initialization process. 0 1030 0 0 0 0 0000 1 0 0 0 00
142
            #10 clk<=0:
                                                #10 clk<=1;
143
                                                Finished circuit initialization process.
                                                                                             1 1137 0 0 0 0 0000 1 0 0 0 00
144
                                                                                             0 1137 0 0 0 0 0000 1 0 0 0 00
                                                x 00000 x x x x xxxxx x x x x x
behavioral
                                                x 00000 x x x x x XXxx x x x x x x
                                                                                            0 0a7f 0 0 0 0 0000 1 0 0 0 00
# run all
                                                x 0000 x x x x X XXxx x x x x xx
                                                                                             1 0a7f 0 0 0 0 0000 1 0 0 0 00
Simulator is doing circuit initialization process.
                                                x 0000 x x x x XXxx x x x x x x
                                                                                             0 0a7f 0 0 0 0 0000 1 0 0 0 00
Finished circuit initialization process.
                                                x 0000 x x x x XXxx x x x x xx
                                                                                             0 3051 0 0 0 0 0000 1 0 0 0 00
x000000000000100000
                                                x 0000 x x x x XXxx x x x x x x
                                                                                             1 3051 0 0 0 0 0000 1 0 0 0 00
0 0000 0 0 0 0 0000 1 0 0 0 00
                                                x 0000 x x x x X0xx x x x x xx
                                                                                             0 3051 0 0 0 0 0000 1 0 0 0 00
0 1030 0 0 0 0 0000 1 0 0 0 00
                                                x 00000 x x x x X X 0xx x x x x x x
                                                                                             0 c1f7 0 0 0 0 0000 1 0 0 0 00
1 1030 0 0 1 1 0030 1 0 0 1 40
                                                x0000 xxxx00xxxxxxx
                                                                                             1 c1f7 0 0 0 0 0000 1 0 0 0 00
0 1030 0 0 1 1 0030 1 0 0 1 40
                                                x 00000 x x x x 00xx x x X x xx
                                                                                             1 c1f7 0 0 0 0 0000 1 0 1 0 00
0 1137 0 0 1 1 0030 1 0 0 1 40
                                                x 00000 x x x x 00xx x x X x xx
                                                                                             0 c1f7 0 0 0 0 0000 1 0 1 0 00
1 1137 0 0 1 1 0037 1 0 1 1 50
                                                x 00000 x x x x 00xx x x 0 x xx
                                                                                             0 c1f7 0 0 0 0 0000 1 0 1 0 10
0 1137 0 0 1 1 0037 1 0 1 1 50
                                                x0000 x x x x 00Xx x x 0 x xx
                                                                                             0 c1f7 0 0 0 0 0000 1 0 1 2 10
0 0a7f 0 0 1 1 0037 1 0 1 1 50
                                                x0000 x x x x 00Xx x x 0 x xx
                                                                                             0 c1f7 0 0 0 0 0000 1 0 1 3 10
10a7f0101007f102270
                                                x0000 x x x x 00XX x x 0 x xx
                                                                                             0 c1f7 0 0 0 0 0000 1 0 1 3 50
0 0a7f 0 1 0 1 007f 1 0 2 2 70
                                                x0000 xxxx00XX xx0 xxx
                                                                                             0 c1f7 0 0 0 0 0000 1 0 1 7 50
0 3051 0 1 0 1 007f 1 0 2 2 70
                                                x0000 xxxx00XX xx0 xXx
                                                                                             0 c1f7 0 0 0 0 0000 0 0 1 7 50
1 3051 1 0 0 0 0000 0 0 0 2 40
                                                x0000 xxxx00XX xx0 xXx
                                                                                             0 e000 0 0 0 0 0000 0 0 1 7 50
0 3051 1 0 0 0 0000 0 0 0 2 40
                                                x0000 xxxx00XX xx0 xXx
                                                                                             1 e000 0 0 0 0 0000 0 0 1 7 50
0 c1f7 1 0 0 0 0000 0 0 0 2 40
                                                \times 00000 \times \times \times \times 00000 \times \times 0 \times 0 \times 0
                                                                                             1 e000 0 0 0 0 0000 0 0 0 7 50
1 c1f7 0 0 0 0 0000 0 0 1 7 50
                                                x0000 xxxx00X0 xx0 X Xx
                                                                                             0 e000 0 0 0 0 0000 0 0 0 7 50
0 c1f7 0 0 0 0 0000 0 0 1 7 50
                                                x0000 xxxx00X0 xx0 X Xx
                                                                                             0 e000 0 0 0 0 0000 0 0 0 7 40
0 e000 0 0 0 0 0000 0 0 1 7 50
                                                x0000 xxxx00X0 xx0 X Xx
                                                                                             0 e000 0 0 0 0 0000 0 0 0 5 40
1 e000 0 0 0 1 0000 0 0 0 0 0
                                                x0000 xxxx0000 xx0 X Xx
                                                                                             0 e000 0 0 0 0 0000 0 0 0 4 40
0 e000 0 0 0 1 0000 0 0 0 0 00
                                                x0000 x x x x 0000 x X 0 X Xx
                                                                                             0 e000 0 0 0 0 0000 0 0 0 4 00
0 e001 0 0 0 1 0000 0 0 0 0 0
                                                x0000 xxxx0000 xX0X0x
                                                                                             0 e000 0 0 0 0 0000 0 0 0 0 0
1 e001 0 0 0 0 0000 0 0 0 0 0 1
                                                x0000 x x x x 0000 x 0 0 X 0x
                                                                                             0 e000 0 0 0 1 0000 0 0 0 0 0
0 e001 0 0 0 0 0000 0 0 0 0 0 1
                                                x0000 xxxx0000 x0 0 X 00
                                                                                             0 e001 0 0 0 1 0000 0 0 0 0 0
1 e001 0 0 0 0 0000 0 0 0 0 0 1
                                                x0000 xxxx0000 x0000
                                                                                             1 e001 0 0 0 1 0000 0 0 0 0 0
Stopped at time: 165 ns: File "F:/ OTHER
                                          <u>/FPG1</u>x 0000 0 x x x 0000 x 0 0 0 00
                                                                                            (O e001 O O O 1 0000 O O O O O
                                                \times 000000 \times 0 \times 00000 \times 000000
                                                                                             0 e001 0 0 0 0 0000 0 0 0 0 0
                                                x00000x0x000010000
                                                                                             0 e001 0 0 0 0 0000 0 0 0 0 0 1
                                                x0000000x000010000
                                                                                             1 e001 0 0 0 0 0000 0 0 0 0 0 1
                                                x000000000000100000
                                                                                             Stopped at time: 165 ns: File "F:/
                                                                                                                              OTHER
                                                0 0000 0 0 0 0 0000 1 0 0 0 00
                                                                                             ISim>
                                                0 1030 0 0 0 0 0000 1 0 0 0 00
```

# 5. Timer Generator

```
initial
48
49
           $monitor("%h %h %h %h",rst n,E,clk,step);
50
        initial begin
           // Initialize Inputs
51
           rst_n = 0;
52
          E = 0;
53
           #3;
54
55
          E=1;
          rst n=1;
56
           // Add stimulus here
57
           #100 $finish;
58
59
        end
        always begin
60
           #5 clk<=0;
61
           #5 clk<=1;
62
63
       end
```

# behavioral

# run all

Simulator is doing circuit initialization process.

Finished circuit initialization process.

```
post-route
00x0
11x0
                                            #run all
1100
                                           Simulator is doing circuit initialization process.
1111
                                           INFO: SDF backannotation was successful with SDF file netgen/par/timer_generator_timesim.sdf, for root module /
1101
                                           Finished circuit initialization process.
1112
                                           00xx
1102
                                           00xX
1113
                                           00 \times 0
1103
                                           11 \times 0
                                           1100
1110
                                           1110
1100
                                           1111
1111
                                           1101
1101
                                           1111
1112
                                           1110
1102
                                           1112
1113
1103
                                           \begin{smallmatrix}1&1&1&2\\1&1&1&3\end{smallmatrix}
1110
                                           1103
1100
                                           1113
1111
                                           1112
1101
                                           1110
1112
                                           1100
Stopped at time: 103 ns: File "F:/ OTHER 1110
                                           1111
```

ISim>

 $1\ 1\ 1\ 3$ Stopped at time: 1030 ns: File "F:/ OTHER /FPGA test/FPGA hw2/CPU 16b/Timer generator tb.v" Line 58

#### 6. Program Counter

```
initial begin
                 $monitor("1:%h,2:%h,3:%h,4:%h",Ext,addr,en,C0 J1);
38
39
                rst n=1;
40
                testPC(16'h0000,0);
41
                testPC(16'h0001,0);
42
                testPC(16'h0001,0);
43
                testPC(16'h0001,0);
44
                testPC(16'h0001,0);
45
                testPC(16'h0000,1);
46
                testPC(16'h0001,0);
47
                                                                            post-route
48
                Sfinish;
49
                                                                            Simulator is doing circuit initialization process
           task testPC();
50
                                                                            INFO: SDF backannotation was successful with SDF file netgen/par/p
51
                input [15:0] ad;
                                                                            Finished circuit initialization process.
                input inc jmp;
52
                                                                            1:0000,2:xxxx,3:0,4:0
                begin
53
                                                                            1:0000,2:xxXx,3:0,4:0
                                                                            1:0000,2:xxXX,3:0,4:0
1:0000,2:xxXX,3:0,4:0
                     @(posedge clk)en=1;
54
                          CO J1 = inc jmp;
55
                                                                            1:0000,2:xxXX,3:0,4:0
                          Ext = ad;
56
                                                                            1:0000,2:xxXX,3:0,4:0
                          en=1:
57
                                                                            1:0000,2:xxXX,3:0,4:0
                                                                            1:0000,2:xxX0,3:0,4:0
                     @ (posedge clk);
58
                                                                            1:0000,2:xXX0,3:0,4:0
                          #1 en=0;
59
                                                                            1:0000,2:xXX0,3:0,4:0
                     #30;
60
                                                                            1:0000,2:xX00,3:0,4:0
61
                end
                                                                            1:0000,2:xX00,3:0,4:0
62
            endtask
                                                                            1:0000,2:x000,3:0,4:0
                                                                            1:0000,2:X000,3:0,4:0
           always #5 clk = ~clk;
63
                                                                            1:0000,2:X000,3:0,4:0
                                                                            1:0000,2:X000,3:0,4:0
behavioral
                                                                            1:0000,2:0000,3:0,4:0
                                                                            1:0000,2:0000,3:1,4:0
Simulator is doing circuit initialization process.
                                                                            1:0000,2:0000,3:0,4:0
Finished circuit initialization process.
                                                                            1:0001,2:0000,3:1,4:0
1:0000,2:0000,3:0,4:0
                                                                            1:0001,2:0001,3:1,4:0
1:0000,2:0000,3:1,4:0
                                                                            1:0001,2:0003,3:1,4:0
1:0001,2:0002,3:1,4:0
1:0000,2:0000,3:0,4:0
1:0001,2:0000,3:1,4:0
                                                                            1:0001,2:0002,3:0,4:0
1:0001,2:0001,3:1,4:0
                                                                            1:0001,2:0002,3:1,4:0
1:0001,2:0001,3:0,4:0
                                                                            1:0001,2:0003,3:1,4:0
1:0001,2:0007,3:1,4:0
1:0001,2:0001,3:1,4:0
1:0001,2:0002,3:1,4:0
                                                                            1:0001,2:0005,3:1,4:0
1:0001,2:0002,3:0,4:0
                                                                            1:0001,2:0004,3:1,4:0
1:0001,2:0002,3:1,4:0
                                                                            1:0001,2:0004,3:0,4:0
1:0001,2:0004,3:1,4:0
1:0001,2:0003,3:1,4:0
1:0001,2:0003,3:0,4:0
                                                                            1:0001,2:0005,3:1,4:0
1:0001,2:0003,3:1,4:0
                                                                            1:0001,2:0007,3:1,4:0
1:0001,2:0006,3:1,4:0
1:0001,2:0004,3:1,4:0
1:0001,2:0004,3:0,4:0
                                                                            1:0001,2:0006,3:0,4:0
1:0000,2:0004,3:1,4:1
                                                                            1:0001,2:0006,3:1,4:0
1:0000,2:0000,3:1,4:1
                                                                            1:0001,2:0007,3:1,4:0
1:0001,2:0003,3:1,4:0
1:0000,2:0000,3:0,4:1
1:0001,2:0000,3:1,4:0
                                                                            1:0001,2:0001,3:1,4:0
1:0001,2:0001,3:1,4:0
                                                                            1:0001,2:0000,3:1,4:0
1:0001,2:0001,3:0,4:0
T:0001,2:0001,3:0,4:0
Stopped at time: 3460 ns: File "F:/ OTHER /FPGA test/FPGA hw2/CPU 161:0001,2:0008,3:1,4:0
                                                                            1:0000,2:0008,3:1,4:1
                                                                            1:0000,2:0000,3:1,4:1
                                                                            1:0000,2:0000,3:0,4:1
1:0001,2:0000,3:1,4:0
                                                                            1:0001,2:0001,3:1,4:0
                                                                            1:0001,2:0003,3:1,4:0
                                                                            1:0001,2:0002,3:1,4:0
1:0001,2:0002,3:0,4:0
                                                                            Stopped at time: 3460 ns: File "F:/ OTHER /FPGA test/FPGA }
                                                                            ISim>
```

#### 7. 256x16 Memory

```
initial begin
44
45
              clk=0;
              $monitor("address=%h, mem out=%h, ", address, data out);
46
47
              for (i=0;i<=8'h0f;i=i+1)
48
                  write_memory(i[7:0],i[15:0]);
49
              for(i=0;i<=8'h0f;i=i+1)
50
                  #5 read memory(i[7:0]);
51
52
53
              $finish;
54
         end
         always #5 clk = ~clk;
55
          task write memory();
56
              input [7:0] addr;
57
              input [15:0] din;
58
59
              begin
                  Wen<=1;
60
                  address <= addr;
61
                  data in <= din;
62
63
                  #5 @(posedge clk);
64
                  Wen <= 0;
                                         behavioral
65
                  #10;
66
              end
                                         Simulator is doing circuit initialization process.
          endtask
67
                                         Finished circuit initialization process.
          task read memory();
68
                                         address=xx,mem_out=xxxx,
              input [7:0] addr;
                                         address=00,mem_out=xxxx,
69
                                         address=00,mem_out=0000,
              begin
70
                                         address=01,mem_out=xxxx,
71
                  address <= addr;
                                         address=01,mem_out=0001,
72
                  @(posedge clk);
                                         address=02,mem_out=xxxx,
                  //$display("read:addres=02,mem_out=0002,
73
                                         address=03,mem_out=xxxxx
74
              end
                                         address=03,mem_out=0003,
          endtask
75
                                         address=04,mem_out=xxxx,
                                         address=04,mem_out=0004,
                                         address=05,mem_out=xxxx,
                                         address=05,mem_out=0005,
                                         address=06,mem_out=xxxx,
                                         address=06,mem_out=0006,
                                         address=07,mem_out=xxxx,
                                         address=07,mem_out=0007,
                                         address=08,mem_out=xxxx,
                                         address=08,mem_out=0008,
                                         address=09,mem_out=xxxx,
                                         address=09,mem_out=0009,
                                         address=0a,mem_out=xxxx,
                                         address=0a,mem_out=000a,
                                         address=0b,mem_out=xxxx,
                                         address=0b,mem_out=000b,
                                         address=0c,mem_out=xxxx,
                                         address=0c,mem_out=000c,
                                         address=0d,mem_out=xxxx,
                                         address=0d,mem_out=000d,
                                         address=0e,mem_out=xxxx,
                                         address=0e,mem_out=000e,
                                         address=0f,mem_out=xxxx,
                                         address=0f,mem_out=000f,
                                         address=00,mem_out=0000,
                                         address=01,mem_out=0001,
                                         address=02,mem_out=0002,
                                         address=03,mem_out=0003,
                                         address=04,mem_out=0004,
                                         address=05,mem_out=0005,
                                         address=06,mem_out=0006,
                                         address=07,mem_out=0007,
                                         address=08,mem_out=0008,
                                         address=09,mem_out=0009,
                                         address=0a,mem_out=000a,
                                         address=0b,mem_out=000b,
                                         address=0c,mem_out=000c,
                                         address=0d,mem_out=000d,
                                         address=0e,mem_out=000e,
                                         address=0f,mem_out=000f,
                                         Stopped at time: 4950 ns: File "F:/ OTHER /FPGA test/FPGA hw2/CPU 16b/Memory 256x16 tb.v" Line 53
                                         ISim>
```

# Memory post-route

```
INFO: SDF backamontation was successful with SDF file netgen/par/memory_256x16_timesim.sdf, for root module /Memory_256x16_Memory_256x16_sch_tb/UUT/. Finished circuit initialization process.
addres=oc,mem_out=ococ,
addres=00,mem_out=ocxix,
addres=00,mem_out=ocxix,
addres=00,mem_out=ocxix,
addres=00,mem_out=ocxix,
addres=00,mem_out=ocxix,
addres=00,mem_out=ocxix,
addres=00,mem_out=ocxix,
addres=00,mem_out=ocxix,
addres=00,mem_out=x00x,
addres=00,mem_out=x00x,
addres=00,mem_out=x00,
addres=00,mem_out=x00,
addres=00,mem_out=x00,
addres=00,mem_out=x00,
addres=00,mem_out=x00,
addres=00,mem_out=x00,
addres=00,mem_out=x00,
addres=00,mem_out=x00,
addres=00,mem_out=x00,
 address=xx.mem_out=xxxx
address=00,mem_out=XX00,
address=00,mem_out=XX00,
address=00,mem_out=X000,
address=00,mem_out=0000,
address=01,mem_out=0000,
wARNING: at 354272 ps: Timing violation in /Memory_256x16_Memory_256x16_sch_tb/UUT/Mram_memory16/D / $setuphold < hold > (CLK:354261 ps, WADRO:354272 ps, 42 ps, 462 ps)
 address=01,mem_out=0001,
 warning: at 554272 ps: Timing violation in /Memory_256x16_Memory_256x16_sch_tb/UUT/Mram_memory16/D / $setuphold<hold>(CLK:554261 ps, WADR0:554272 ps,42 ps,462 ps)
 address=02,mem out=0000.
 addres=02,mem_out=0002,
addres=03,mem_out=0002,
addres=03,mem_out=0002,
WARNING: at 754272 ps: Timing violation in Memory_256x16_Memory_256x16_sch_tb/UUTAMram_memory16/D / $setuphold < hold > (CLK:754261 ps, WADRO:754272 ps, 42 ps, 462 ps)
 address=03,mem out=0003,
 address=04,mem_out=0003,
WARNING: at 954272 ps: Timing violation in /Memory_256x16_Memory_256x16_sch_tb/UUTAMram_memory16/D / $setuphold<hold>(CLK:954261 ps, WADR0:954272 ps,42 ps,462 ps)
address=04,mem_out=0001,
address=04,mem_out=0000,
address=04,mem_out=0004,
 address=05,mem_out=0004,

WARNING: at 1154272 ps: Timing violation in /Memory_256x16_Memory_256x16_sch_tb/UUTAMram_memory16/D / $setuphold < hold > (CLK:1154261 ps, WADR0:1154272 ps, 42 ps, 462 ps)
 address=05,mem_out=0005,
 address=06,mem_out=0005,
WARNING: at 1354272 ps: Timing violation in /Memory_256x16_Memory_256x16_sch_tb/UUTAMram_memory16/D / $setuphold<hold>(CLK:1354261 ps, WADR0:1354272 ps,42 ps,462 ps)
address=06.mem out=0004.
 addres=0.mem_out=0006,
address=07,mem_out=0006,
address=07,mem_out=0006,
WARNING: at 1554272 ps: Timing violation in /Memory_256x16_Memory_256x16_sch_tb/UUTAMram_memory16/D / $setuphold < hold > (CLK:1554261 ps, WADR0:1554272 ps, 42 ps, 462 ps)
 eddres=07,mem_out=0007,
addres=08,mem_out=0007,
WARNING: at 1754272 ps: Timing violation in /Memory_256x16_Memory_256x16_sch_tb/UUT/Mram_memory16/D / $setuphold<hold>(CLK:1754261 ps, WADR0:1754272 ps,42 ps,462 ps)
 addres=08,mem_out=0005,
addres=08,mem_out=0004,
addres=08,mem_out=0000,
addres=08,mem_out=0000,
addres=08,mem_out=0008,
addres=09,mem_out=0008,
addres=09,mem_out=0008,
warning: at 1954272 ps: Timing violation in /Memory_256x16_Memory_256x16_sch_tb/UUTAMram_memory16/D / $setuphold<hold>(CLK:1954261 ps, WADR0:1954272 ps,42 ps,462 ps)
 address=0a,mem_out=0009,
WARNING: at 2154272 ps: Timing violation in /Memory_256x16_Memory_256x16_sch_tb/UUTAMram_memory16/D / $setuphold<hold>(CLK:2154261 ps, WADR0:2154272 ps,42 ps,462 ps)
 address=0a,mem_out=0008,
address=0a,mem_out=000a,
address=0b,mem_out=000a,
address=0b,mem_out=000a,
wARNING: at 2354272 ps: Timing violation in /Memory_256x16_Memory_256x16_sch_tb/UUTAMram_memory16/D / $setuphold<hold>(CLK:2354261 ps, WADRO:2354272 ps,42 ps,462 ps)
 address=0b,mem_out=1000b,
address=0c,mem_out=1000b,
WARNING: at 2554272 ps: Timing violation in /Memory_256x16_Memory_256x16_sch_tb/UUTAMram_memory16/D / $setuphold<hold>(CLK:2554261 ps, WADR0:2554272 ps,42 ps,462 ps)
    dress=0c,mem_out=0009,
 addres=0c,mem_out=0008,
addres=0c,mem_out=0000,
addres=0c,mem_out=0008,
address=0c,mem_out=000c,
 addres=0d,mem_out=000c,
WARNING: at 2754272 ps: Timing violation in /Memory_256x16_Memory_256x16_sch_tb/UUTAMram_memory16/D / $setuphold<hold>(CLK:2754261 ps, WADR0:2754272 ps,42 ps,462 ps)
 addres=0d,mem_out=000d,
addres=0e,mem_out=000d,
WARNING: at 2954272 ps: Timing violation in /Memory_256x16_Memory_256x16_sch_tb/UUT/Mram_memory16/D / $setuphold<hold>(CLK:2954261 ps, WADR0:2954272 ps,42 ps,462 ps)
 address=0e,mem_out=000c,
address=0e,mem_out=000e,
address=0f,mem_out=000e,
address=0f,mem_out=000e,
WARNING: at 3154272 ps: Timing violation in /Memory_256x16_Memory_256x16_sch_tb/UUTAMram_memory16/D / $setuphold<hold>(CLK:3154261 ps, WADR0:3154272 ps,42 ps,462 ps)
 address=0f,mem_out=000f,
address=0f,mem_out=000f,
address=00,mem_out=0006,
address=00,mem_out=0000,
address=00,mem_out=0001,
address=00,mem_out=0001,
address=01,mem_out=0001,
address=01,mem_out=0001,
address=01,mem_out=0001,
address=02,mem_out=0003,
address=02,mem_out=0003,
address=02,mem_out=0003,
```

```
address=03,mem_out=0002,
address=03,mem_out=0003,
address=04,mem_out=0003,
address=04,mem_out=0001,
address=04,mem_out=0005,
address=04,mem_out=0004,
address=05,mem_out=0004,
address=05,mem_out=0005,
address=06,mem_out=0005,
address=06,mem_out=0007,
address=06,mem_out=0006,
address=07,mem_out=0006,
address=07,mem_out=0007,
address=08,mem_out=0007,
address=08,mem_out=0005,
address=08,mem_out=000d,
address=08,mem_out=0009,
address=08,mem_out=0008,
address=09,mem_out=0008,
address=09,mem_out=0009,
address=0a,mem_out=0009,
address=0a,mem_out=000b,
address=0a,mem_out=000a,
address=0b,mem_out=000a,
address=0b,mem_out=000b,
address=0c,mem_out=000b,
address=0c,mem_out=0009,
address=0c,mem_out=000d,
address=0c,mem_out=000c,
address=0d,mem_out=000c,
address=0d,mem_out=000d,
address=0e,mem_out=000d,
address=0e,mem_out=000f,
address=0e,mem_out=000e,
address=0f,mem_out=000e,
address=0f,mem_out=000f,
```

Memory post-route

Stopped at time: 4950 ns: File "F:/ OTHER /FPGA test/FPGA hw2/CPU 16b/Memory 256x16 tb.v" Line 53

ISim>

# 8. Register File + ALU

```
initial begin
           clk=0;
 66
           rst n=0;
 67
           for(i=0;i<8;i=i+1)
 68
              testarr[i]<=16'h0;
 69
 70
           write en=0;
 71
           #1 rst n=1;
           #5 write register(3'b010,16'h1278);
 72
 73
           write register (3'b011,16'h2401);
           write_register(3'b101,16'h2121);
 74
 75
           write register(3'bl10,16'h6792);
           write register (3'bll1, 16'h6662);
 76
           #20 test adder(3'b001,3'b101,1); //1
 77
           test adder(3'b000,3'b111,0); //2
 78
           test adder(3'b101,3'b110,1); //3
 79
 80
           test adder(3'b011,3'b001,0); //4
           test adder(3'b011,3'b101,1); //5
 81
           test adder(3'b001,3'b110,0); //6
 82
           #20 alu_B_in=5'h5;imm_B=1;
 83
           readA = 3'b101; LHI=1; logicm=0;
 84
           #10 $display("%h",S_out);
 85
           alu B in=5'h5;imm B=1;
 86
           readA = 3'b010; LHI=1; logicm=0;
 87
           #10 $display("%h", S out);
 88
           alu B in=5'h5;imm B=1;
 89
 90
           readA = 3'b011; LHI=1; logicm=0;
           #10 $display("%h",S out);
 91
           $finish:
 92
        end
 93
 94
        task write register();
 95
           input [2:0] sel;
           input [15:0] D;
 96
           begin
 97
              write sel <= sel;
 98
              D in <= D;
99
              write en <= 1;
100
              testarr[sel] <= D;</pre>
101
              #15 write en = 0;
102
103
           end
104
        endtask
```

```
105
       always@(posedge clk)
106
           if (write en==1)
              $display("R%lh = %4h", write sel, D in);
107
       always #5 clk = ~clk;
108
       task test adder();
109
           input [2:0] a;
110
           input [2:0] b;
111
112
           input op;
113
          begin
              LHI=0;
114
              imm B=0;
115
              logicm=0;
116
              $display($time);
117
118
              readA=a;
              readB=b;
119
              add sub01=op;
120
              if (op==0) begin
121
                 S = testarr[a]+testarr[b];
122
                 #5 $display("R%ld+R%ld,S tb=%4h, S out=%4h",a,b,S,S out);
123
124
                 tV2 = testarr[b];
125
              end
126
              else begin
                 bf = ~testarr[b];
127
                 S = testarr[a]+bf+1;
128
                 tV2 = bf;
129
130
                 #5 $display("R%ld-R%ld,S tb=%4h, S out=%4h",a,b,S,S out);
              end
131
              tn = S[15];
132
              tz = (S[15:0]==0)? 1:0;
133
              tc = S[16];
134
              tVl = testarr[a];
135
              tv = (tV1[15]!=tV2[15]||S[15]==tV1[15])? 0:1;
136
              Sdisplay ("tb: NZCV=%lb%lb%lb%lb", tn, tz, tc, tv);
137
138
              $display("sch:NZCV=%lb%lb%lb%lb",N,Z,C,V);
          end
139
140
       endtask
```

# RF+ALU behavioral # run all Simulator is doing circuit initialization process. Finished circuit initialization process. R2 = 1278

R3 = 2401 R3 = 2401 R5 = 2121 R6 = 6792 R6 = 6792 R7 = 6662 101 R1-R5,S\_tb=0dedf, S\_out=dedf tb:NZCV=1000 \$\tilde{\tiiide{\tilde{\tilde{\tilde{\tilde{\tilde{\tilde{\tilde{\tilde{\til

R5-R6,S\_tb=0b98f, S\_out=b98f

tb:NZCV=1000 sch:NZCV=1000 116

R3+R1,S\_tb=02401, S\_out=2401

tb:NZCY=0000 sch:NZCY=0000 121

R3-R5,S\_tb=102e0, S\_out=02e0

tb:NZCV=0010 sch:NZCV=0010 126

R1+R6,S\_tb=06792, S\_out=6792

tb:NZCV=0000 sch:NZCV=0000

0521 0578 0501

Stopped at time: 181 ns; File "F:/

Sim>

# RF+ALU post-route

# run all
Simulator is doing circuit initialization process.

INFO: SDF backannotation was successful with SDF file netgen/par/rf\_alu\_16bits\_timesim.sdf, for root module // Finished circuit initialization process.

R2 = 1278 R3 = 2401 R3 = 2401 R5 = 2121 R6 = 6792

R6 = 6792

R7 = 6662

101 R1-R5,S\_tb=0dedf, S\_out=dedf

tb:NZCV=1000

sch:NZCV=1000 106

R0+R7,S\_tb=06662,S\_out=6662

tb:NZCV=0000 sch:NZCV=0000 111

R5-R6,S\_tb=0b98f, S\_out=b98f

tb:NZCV=1000 sch:NZCV=1000 116

R3+R1,S\_tb=02401, S\_out=2401

tb:NZCV=0000 sch:NZCV=0000 121

R3-R5,S\_tb=102e0, S\_out=02e0

tb:NZĆV=0010 sch:NZCV=0010 126

R1+R6,S\_tb=06792, S\_out=6792

tb:NZCV=0000 sch:NZCV=0000

0521 0578 0501

Stopped at time: 1810 ns: File "F:/ OTHER /FPGA test/FPGA hw2/CPU 16b/ALU plus RF tb.v" Line 92

ISim>

# 9. Register File

```
initial begin
69
              #5;
70
              for (i=0; i<8; i=i+1) begin
                  readA = i[2:0];
71
                  readB = i[2:0];
72
73
              end
74
              write register (3'b010, 16'h1278);
75
              write register (3'b011, 16'h2401);
76
              write register (3'b101, 16'h2121);
77
              write register (3'bl10, 16'h6792);
78
              write register (3'bll1, 16'h6662);
79
              for (i=0; i<8; i=i+1) begin
80
                  readA = i[2:0];
81
                  readB = i[2:0];
82
83
                  #5;
              end
84
              Sfinish;
85
86
          end
          task write_register();
87
              input [2:0] sel;
88
              input [15:0] D;
89
90
              begin
                  w sel <= sel;
91
                 D in <= D;
92
                  load <= 1;
93
                  #15 load = 0;//#15
94
95
              end
96
          endtask
          always@(posedge clk)
97
              if (load==1)
98
                  $display("R%lh = %4h",w_sel,D_in);
99
100
          always #5 clk = \simclk; //#5
behavioral
# run all
Simulator is doing circuit initialization process.
Finished circuit initialization process.
          1 readA=x,out_A=xxxxxreadB=x,out_B=xxxx
          5 read A=0,out_A=0000,read B=0,out_B=0000
         7 readA=1,out_A=0000,readB=1,out_B=0000
         9 readA=2,out_A=0000,readB=2,out_B=0000
         11 read A=3,out_A=0000,read B=3,out_B=0000
         13 readA=4,out_A=0000,readB=4,out_B=0000
         15 readA=5,out_A=0000,readB=5,out_B=0000
         17 readA=6,out_A=0000,readB=6,out_B=0000
         19 readA=7,out_A=0000,readB=7,out_B=0000
R2 = 1278
R2 = 1278
R3 = 2401
R5 = 2121
R5 = 2121
R6 = 6792
R7 = 6662
         85 readA=7,out_A=6662,readB=7,out_B=6662
R7 = 6662
         96 read A=0,out_A=0000,read B=0,out_B=0000
        101 readA=1,out_A=0000,readB=1,out_B=0000
        106 read A=2,out_A=1278,read B=2,out_B=1278
        111 readA=3,out_A=2401,readB=3,out_B=2401
         116 read A=4,out_A=0000,read B=4,out_B=0000
        121 readA=5,out_A=2121,readB=5,out_B=2121
        126 read A=6,out_A=6792,read B=6,out_B=6792
        131 readA=7,out_A=6662,readB=7,out_B=6662
```

Stopped at time: 1360 ns: File "E:/FPGA 11001/Eight RegisterF/Eight RegisterF sch tb.v" Line 85

# RF post-route

```
Simulator is doing circuit initialization process.
INFO: SDF backannotation was successful with SDF file netgen/par/registerfile_16bits_timesim
Finished circuit initialization process.
           1 readA=x,out_A=0000,readB=x,out_B=0000
           5 readA=0,out A=0000,readB=0,out B=0000
           7 readA=1,out_A=0000,readB=1,out_B=0000
           9 readA=2,out_A=0000,readB=2,out_B=0000
          11 read A=3,out_A=0000,read B=3,out_B=0000
          13 read A=4,out_A=0000,read B=4,out_B=0000
          15 read A=5,out_A=0000,read B=5,out_B=0000
          17 readA=6,out_A=0000,readB=6,out_B=0000
          19 read A=7,out_A=0000,read B=7,out_B=0000
R2 = 1278
R2 = 1278
R3 = 2401
R5 = 2121
R5 = 2121
R6 = 6792
R7 = 6662
          86 readA=7,out_A=0200,readB=7,out_B=0000
          86 read A=7,out A=0220,read B=7,out B=0000
          86 readA=7,out_A=0260,readB=7,out_B=0000
          86 readA=7,out_A=4260,readB=7,out_B=0000
          86 read A=7,out_A=4260,read B=7,out_B=0200
          86 readA=7,out_A=4260,readB=7,out_B=2200
          86 read A=7,out_A=4260,read B=7,out_B=2240
          86 read A=7,out_A=4260,read B=7,out_B=2260
          86 read A=7,out_A=4262,read B=7,out_B=2260
          86 readA=7,out_A=6262,readB=7,out_B=2260
          86 readA=7,out_A=6262,readB=7,out_B=6260
                                                                        112 read A=3,out A=1401,read B=3,out B=3401
          86 read A=7,out_A=6662,read B=7,out_B=6260
                                                                        112 read A=3,out_A=0401,read B=3,out_B=3401
          86 readA=7,out_A=6662,readB=7,out_B=6660
                                                                        112 read A=3,out_A=2401,read B=3,out_B=3401
          86 read A=7,out_A=6662,read B=7,out_B=6662
                                                                        112 read A=3,out_A=2401,read B=3,out_B=2401
R7 = 6662
                                                                        116 read A=4,out_A=2401,read B=4,out_B=2401
          117 read A=4,out_A=2401,read B=4,out_B=2001
          97 read A=0,out_A=6642,read B=0,out_B=6662
                                                                        117 read A=4,out_A=2400,read B=4,out_B=2001
          97 readA=0,out_A=6642,readB=0,out_B=6642
                                                                         117 readA=4,out_A=2000,readB=4,out_B=2001
          97 readA=0,out_A=6642,readB=0,out_B=6242
                                                                        117 read A=4,out_A=2000,read B=4,out_B=2000
          97 readA=0,out_A=6602,readB=0,out_B=6242
                                                                        117 read A=4,out_A=2000,read B=4,out_B=0000
          97 read A=0,out A=6602,read B=0,out B=6002
                                                                        117 readA=4,out_A=0000,readB=4,out_B=0000
          97 read A=0,out_A=6202,read B=0,out_B=6002
                                                                         121 readA=5,out_A=0000,readB=5,out_B=0000
          97 readA=0,out_A=6002,readB=0,out_B=6002
                                                                         122 readA=5,out_A=0020,readB=5,out_B=0000
          97 read A=0,out_A=6002,read B=0,out_B=2002
                                                                        122 read A=5,out_A=0020,read B=5,out_B=0020
                                                                        122 read A=5,out_A=0021,read B=5,out_B=0020
          97 readA=0,out_A=6000,readB=0,out_B=2002
          97 readA=0,out_A=2000,readB=0,out_B=2002
                                                                        122 readA=5,out_A=0121,readB=5,out_B=0020
                                                                         122 read A=5,out_A=0121,read B=5,out_B=0120
          97 readA=0,out_A=2000,readB=0,out_B=0002
                                                                         122 read A=5,out_A=0121,read B=5,out_B=0121
          97 read A=0,out A=2000,read B=0,out B=0000
                                                                        122 read A=5,out_A=0121,read B=5,out_B=2121
          97 readA=0,out_A=0000,readB=0,out_B=0000
                                                                         122 readA=5,out_A=2121,readB=5,out_B=2121
          101 readA=1,out_A=0000,readB=1,out_B=0000
                                                                         126 readA=6,out_A=2121,readB=6,out_B=2121
          106 readA=2,out_A=0000,readB=2,out_B=0000
                                                                         127 readA=6,out_A=2101,readB=6,out_B=2121
          107 readA=2,out_A=0020,readB=2,out_B=0000
                                                                        127 readA=6,out_A=2101,readB=6,out_B=2101
          107 readA=2,out_A=0020,readB=2,out_B=0020
                                                                        127 readA=6,out_A=2101,readB=6,out_B=2501
          107 readA=2,out_A=0030,readB=2,out_B=0020
                                                                        127 readA=6,out_A=2100,readB=6,out_B=2501
          107 read A=2,out_A=0070,read B=2,out_B=0020
                                                                         127 read A=6,out_A=2100,read B=6,out_B=2581
          107 readA=2,out_A=0070,readB=2,out_B=0060
                                                                        127 readA=6,out_A=2110,readB=6,out_B=2581
          107 readA=2,out_A=0070,readB=2,out_B=0070
                                                                        127 readA=6,out_A=2190,readB=6,out_B=2581
          107 readA=2,out A=0070,readB=2,out B=0270
                                                                        127 readA=6,out_A=2190,readB=6,out_B=2781
          107 readA=2,out_A=0078,readB=2,out_B=0270
                                                                         127 readA=6,out_A=2190,readB=6,out_B=2791
                                                                         127 read A=6,out_A=2590,read B=6,out_B=2791
          107 readA=2,out_A=0278,readB=2,out_B=0270
                                                                        127 readA=6,out_A=2592,readB=6,out_B=2791
          107 readA=2,out_A=1278,readB=2,out_B=0270
                                                                        127 read A=6,out_A=2792,read B=6,out_B=2791
          107 readA=2,out_A=1278,readB=2,out_B=1270
                                                                        127 readA=6,out_A=2792,readB=6,out_B=2790
          107 readA=2,out_A=1278,readB=2,out_B=1278
                                                                        127 read A=6,out_A=2792,read B=6,out_B=6790
          111 readA=3,out_A=1278,readB=3,out_B=1278
                                                                         127 readA=6,out_A=2792,readB=6,out_B=6792
          112 read A=3,out_A=1258,read B=3,out_B=1278
                                                                        127 readA=6,out_A=6792,readB=6,out_B=6792
          112 read A=3,out_A=1248,read B=3,out_B=1278
                                                                        131 readA=7,out_A=6792,readB=7,out_B=6792
          112 read A=3,out_A=1248,read B=3,out_B=1258
                                                                         132 readA=7,out_A=67b2,readB=7,out_B=6792
          112 read A=3,out_A=1208,read B=3,out_B=1258
                                                                        132 readA=7,out_A=67a2,readB=7,out_B=6792
          112 read A=3,out_A=1208,read B=3,out_B=1248
                                                                        132 readA=7,out_A=67a2,readB=7,out_B=67b2
          112 readA=3,out_A=1209,readB=3,out_B=1248
                                                                        132 readA=7,out_A=67e2,readB=7,out_B=67b2
          112 readA=3,out_A=1209,readB=3,out_B=1208
                                                                        132 readA=7,out_A=67e2,readB=7,out_B=67e2
          112 read A=3,out_A=1201,read B=3,out_B=1208
                                                                         132 readA=7,out_A=67e2,readB=7,out_B=6722
                                                                        132 read A=7,out_A=6762,read B=7,out_B=6722
          112 readA=3,out_A=1601,readB=3,out_B=1208
          112 read A=3,out_A=1601,read B=3,out_B=1008
                                                                        132 readA=7,out_A=6762,readB=7,out_B=6762
          112 read A=3,out_A=1401,read B=3,out_B=1008
                                                                        132 readA=7,out_A=6662,readB=7,out_B=6762
          112 read A=3,out_A=1401,read B=3,out_B=1408
                                                                         132 readA=7,out_A=6662,readB=7,out_B=6662
          112 readA=3,out_A=1401,readB=3,out_B=1409
                                                                Stopped at time: 1360 ns: File "F:/ OTHER
                                                                                                       /FPGA test/FPGA hw2/CPU 16b/Eight
          112 readA=3,out_A=1401,readB=3,out_B=3409
                                                                ISim> |
```

# 10. ALU

```
40
       initial begin
41
          test adder(16'd30000,16'd20000,1); //1
          test adder(16'd30000,16'd20000,0); //2
42
          test adder(16'd6666,16'd6666,1);
43
                                              1/4
44
         test adder(16'd7777,16'd7777,0);
         test adder(16'd32767,16'd1,0);
                                              1/5
45
                                              1/6
         test adder(16'h8000,16'h0001,1);
46
          test adder(16'h8000,16'h0001,0);
                                             1/7
47
48
          $finish;
49
      end
50
       reg [16:0] S;
51
       reg tn, tz, tc, tv;
       task test adder();
52
53
          input [15:0] a;
          input [15:0] b;
54
55
          input op;
          begin
56
             $display($time);
57
58
             A=a;B=b;add sub01=op;
             if (op==0) begin
59
                 S=a+b:
60
                 #5 $display("a+b=%5h, C=%1b,S out=%4h",S,C,S out);
61
62
63
             else begin
                b=~b;
64
65
                S=a+b+op;
                #5 $display("a-b=%5h, C=%1b, S out=%4h", S, C, S out);
66
             end
67
             tn = S[15];
68
69
             tz = (S[15:0]==0)? 1:0;
70
             tc = S[16];
             tv = (a[15]!=b[15]||S[15]==a[15])? 0:1;
71
             $display("tb:NZCV=%lb%lb%lb%lb",tn,tz,tc,tv);
72
73
             $display("sch:NZCV=%lb%lb%lb%lb",N,Z,C,V);
74
          end
75
      endtask
```

### **ALU** behavioral

```
# run all
Simulator is doing circuit initialization process.
Finished circuit initialization process.
a-b=12710, C=1,S_out=2710
tb:NZCV=0010
sch:NZCV=0010
a+b=0c350, C=0,S_out=c350
tb:NZCV=1001
sch:NZCV=1001
         10
a-b=10000, C=1,S_out=0000
tb:NZCV=0110
sch:NZCV=0110
         15
a+b=03cc2, C=0,S_out=3cc2
tb:NZCV=0000
sch:NZCV=0000
         20
a+b=08000, C=0,S_out=8000
tb:NZCV=1001
sch:NZCV=1001
         25
a-b=17fff, C=1,S_out=7fff
tb:NZCV=0011
sch:NZCV=0011
          30
a+b=08001, C=0,S_out=8001
tb:NZCV=1000
sch:NZCV=1000
Stopped at time: 35 ns: File "F:/ OTHER /FPGA test/FPGA hw2/CPU 16b/ALU 16b tb.v" Line 48
ALU post-route
#run all
Simulator is doing circuit initialization process.
Finished circuit initialization process.
```

```
INFO: SDF backannotation was successful with SDF file netgen/par/alu_16bits_timesim.sdf, for root module
a-b=12710, C=1,S_out=2710
tb:NZCV=0010
sch:NZCV=0010
a+b=0c350, C=0,S_out=c350
tb:NZCV=1001
sch:NZCV=1001
         10
a-b=10000, C=1,S_out=0000
tb:NZCV=0110
sch:NZCV=0110
         15
a+b=03cc2, C=0,S_out=3cc2
tb:NZCV=0000
sch:NZCV=0000
         20
a+b=08000, C=0,S_out=8000
tb:NZCV=1001
sch:NZCV=1001
a-b=17fff, C=1,S_out=7fff
tb:NZCV=0011
sch:NZCV=0011
         30
a+b=08001, C=0,S_out=8001
tb:NZCV=1000
sch:NZCV=1000
Stopped at time: 350 ns: File "F:/ OTHER /FPGA test/FPGA hw2/CPU 16b/ALU 16b tb.v" Line 48
ISim>
```

```
11. Full adder
```

```
initial
           $monitor ("%h %h %h %h %h", A, B, C_in, S, C_out);
45
        integer i;
46
47
        initial begin
          A = 0;
48
          B = 0;
49
           C in = 0;
50
           for(i=0;i<8;i=i+1)
51
              #10 {C in, B, A} = i;
52
53
           #20 $finish;
54
55
        end
```

# behavioral

# run all

Simulator is doing circuit initialization process.

Finished circuit initialization process.

01101

Stopped at time: 100 ns: File "F:/ OTHER /FPGA test/FPGA hw2/CPU 16b/full addr tb.v" Line 54

### post-route

#run all

Simulator is doing circuit initialization process.

INFO: SDF backannotation was successful with SDF file netgen/par/full\_adder\_timesim.sdf, for root module Finished circuit initialization process.

11101

1 1 1 1 1 Stopped at time: 100 ns: File "F:/ OTHER /FPGA test/FPGA hw2/CPU 16b/full addr tb.v" Line 54 ISim> |

#### 12. 3to8 decoder

```
13
    initial begin
        E<=1;
14
        for(i=0;i<8;i=i+1)begin
15
           encode<=i[2:0];
16
           #10;
17
18
        end
        $finish;
19
    end
20
21
    initial begin
        $monitor($realtime, "encode=3'b%b decode=3'b%b", encode, decode);
23
    end
24
    endmodule
25
```

#### behavioral

```
# run all
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Oencode=3 b000 decode=3 b00000001
10encode=3 b001 decode=3 b00000010
20encode=3 b010 decode=3 b0000100
30encode=3 b011 decode=3 b0001000
40encode=3 b101 decode=3 b00010000
50encode=3 b101 decode=3 b00100000
50encode=3 b101 decode=3 b01000000
50encode=3 b111 decode=3 b01000000
Stopped at time: 80 ns: File "F:/ OTHER /FPGA test/FPGA hw2/CPU 16b/d3to8 tb.v" Line 19
ISim>
```

```
post-route
Simulator is doing circuit initialization process.
INFO: SDF backannotation was successful with SDF file netgen/par/decoder_ntom_timesim.sdf, for ro-
Finished circuit initialization process.
Oencode=3'b000 decode=3'bxoooooox
4.834encode=3'b000 decode=3'bxxx0xxxxx
4.965encode=3'b000 decode=3'bx0x0xxxx
5.024encode=3'b000 decode=3'bx0x0xxx1
5.057encode=3'b000 decode=3'bx0x0xx01
5.074encode=3'b000 decode=3'bx0x0x0x001
5.108encode=3'b000 decode=3'bx000x001
5.133encode=3'b000 decode=3'b0000x001
5.293encode=3'b000 decode=3'b00000001
10encode=35001 decode=3500000001
15.77encode=3'b001 decode=3'b00000000
15.949encode=3b001 decode=3b00000010
20encode=3'b010 decode=3'b00000010
25.949encode=3'b010 decode=3'b00000000
26.245encode=3'b010 decode=3'b00000100
30encode=35011 decode=3500000100
36.245encode=3'b011 decode=3'b00000000
36.459encode=3'b011 decode=3'b00001000
40encode=35100 decode=3500001000
45.932encode=35100 decode=35000000000
46.255encode=35100 decode=3500010000
50encode=35101 decode=3500010000
56.255encode=35101 decode=35000000000
56.537encode=35101 decode=3500100000
60encode=35110 decode=3500100000
65.943encode=35110 decode=3501100000
66.267encode=3'b110 decode=3'b01000000
70encode=3'b111 decode=3'b01000000
75.943encode=3'b111 decode=3'b00000000
76.113encode=3'b111 decode=3'b10000000
Stopped at time: 80 ns: File "F:/ OTHER /FPGA test/FPGA hw2/CPU 16b/d3to8 tb.v" Line 19
ISim>
```

#### 13. 8tol Multiplexer

```
59
        initial
60
           $monitor("%h %h %h %h %h %h %h %h %h %h",50,
                  S1, S2, A0, A1, A2, A3, A4, A5, A6, A7);
61
        initial begin
62
           // Initialize Inputs
63
           S2 = 0;
64
           S1 = 0;
65
           50 = 0;
66
           A7 = 0;
67
           A6 = 0;
68
69
           A5 = 0;
           A4 = 0;
70
           A3 = 0;
71
           A2 = 0;
72
           A1 = 0;
73
           A0 = 0;
74
           #10;
75
           for (i=0;i<8;i=i+1) begin
76
               #10 {S2,S1,S0} = i;
77
               \{A7, A6, A5, A4, A3, A2, A1, A0\} = i << (16*i+i);
78
79
           end
           #10 $finish;
80
        end
81
82
83
    endmodule
```

## behavioral

# run all

Simulator is doing circuit initialization process.

Finished circuit initialization process.

 $1 \ 0 \ 0 \ 0000 \ 0002 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000$ 

 $1\ 1\ 0\ 0000\ 0000\ 0000\ 0018\ 0000\ 0000\ 0000\ 0000$ 

0 1 1 0000 0000 0000 0000 0000 0000 0180 0000

1 1 1 0000 0000 0000 0000 0000 0000 0000 0380

Stopped at time: 100 ns: File "F:/ OTHER /FPGA test/FPGA hw2/CPU 16b/multiplexer 16bit tb.v" Line 80

ISim>

## post-route

#run all

Simulator is doing circuit initialization process.

INFO: SDF backannotation was successful with SDF file netgen/par/multiplexer\_8to1\_16bits\_timesim.sdf, for root r Finished circuit initialization process.

 $1\ 1\ 0\ 0000\ 0000\ 0000\ 0018\ 0000\ 0000\ 0000\ 0000$ 

0 1 1 0000 0000 0000 0000 0000 0000 0180 0000

1 1 1 0000 0000 0000 0000 0000 0000 0000 0380

Stopped at time: 100 ns: File "F:/ OTHER /FPGA test/FPGA hw2/CPU 16b/multiplexer 16bit tb.v" Line 80

ISim>

```
14. D-Filp Flop 16bits
```

```
initial
        $monitor("%h %h %h %h %h",rst_n,E,clk,Din,Qout);
36
37
    initial begin
38
        rst n=0;
       E=1;
39
        #3;
40
41
        rst n=1;
        E=1;
42
       Din=16'h1234;
43
44
        #10 Din=16'h9867;
45
        #10 Din=16'h5555;
        #10 Din=16'hABCD;
46
47
        #10 $finish;
48
    end
49
    always begin
        #5 clk<=0;
50
        #5 clk<=1;
51
52
   end
```

### behavioral

ISim>

# run all

Simulator is doing circuit initialization process.

Finished circuit initialization process.

```
0 1 x xxxx 0000

1 1 x 1234 0000

1 1 0 1234 0000

1 1 1 1234 1234

1 1 1 9867 1234

1 1 0 9867 1234

1 1 1 9867 9867

1 1 1 5555 9867

1 1 0 5555 5555

1 1 1 abcd 5555

1 1 1 abcd abcd
```

Stopped at time: 43 ns: File "F:/ OTHER /FPGA test/FPGA hw2/CPU 16b/DFF 16bits tb.v" Line 47

ISim>

## post-route

#run all

Simulator is doing circuit initialization process.

INFO: SDF backannotation was successful with SDF file netgen/par/dff\_16bits\_timesim.sdf, for root module /

Finished circuit initialization process.

```
01 x xxxx xxxx
0 1 x xxxx xxXx
                                                               1 1 1 9867 9067
0 1 x xxxx xXXx
                                                               1 1 1 9867 9867
0 1 x xxxx xXXx
                                                               1 1 1 5555 9867
0 1 x xxxx xXXX
                                                               1 1 0 5555 9867
0.1 x xxxx xXXX
                                                               1 1 1 5555 9867
0.1 x xxxx xXXX
0 1 x xxxx xXXX
                                                               1 1 1 5555 9967
0 1 x xxxx xXX0
                                                               1 1 1 5555 9977
01 x xxxx xXX0
                                                               1 1 1 5555 9477
0.1 x xxxx xXX0
                                                              1 1 1 5555 9475
0 1 x xxxx XXX0
                                                               .1 1 1 5555 dd75
0 1 x xxxx XXX0
                                                              :1 1 1 5555 5d75
0.1 x xxxx X0X0
                                                              1 1 1 5555 5575
0.1 x xxxx X000
0 1 x xxxx X000
                                                              1 1 1 5555 5555
0.1 \times xxxx 0000
                                                              :1 1 1 abcd 5555
1 1 x 1234 0000
1 1 0 1234 0000
                                                               1 1 0 abod 5555
                                                              :1 1 1 abcd 5555
1 1 1 1234 0000
                                                               :1 1 1 abcd 5545
1 1 1 1234 0010
                                                               1 1 1 abcd 5145
1 1 1 1234 0014
                                                              1 1 1 abcd 514d
1 1 1 1234 0214
1 1 1 1234 0234
                                                               1 1 1 abcd 51cd
1 1 1 1234 1234
                                                               1 1 1 abcd 53cd
1 1 1 9867 1234
                                                               1 1 1 abcd 13cd
1 1 0 9867 1234
                                                               1 1 1 abcd 93cd
1 1 1 9867 1234
                                                               1 1 1 abcd 9bcd
1 1 1 9867 1274
                                                               111 abcd bbcd
1 1 1 9867 1275
                                                               111 abcd abcd
1 1 1 9867 1265
1 1 1 9867 1267
1 1 1 9867 1067
```

Stopped at time: 430 ns: File "F:/ OTHER /FPGA test/FPGA hw2/CPU 16b/DFF 16bits tb.v" Line 47
ISim>

#### Complete Computer

Write a Verilog HDL module to describe the complete 16-bit RISC computer.

Write a test bench to make sure that your design is correct.

- 1. Find the minimum and maximum from two numbers in memory.
- 2. Add two numbers in memory and store the result in another memory location.
- 3. Add ten numbers in consecutive memory locations.
- 4. Mov a memory block of N words from one place to another.


#### 除了程式機械碼,將在 Memory 30H~39H 間寫入以下資料,固定使用。

```
117
           write mem(16'h30,16'h47); // data (30h, 47h)
           write mem(16'h31,16'h80); // data (31h, 80h)
118
           write mem(16'h32,16'h42); // data (32h, 42h)
119
           write mem(16'h33,16'h77); // data (33h, 77h)
120
           write mem(16'h34,16'hf5); // data (34h, f5h)
121
           write mem(16'h35,16'h33); // data (35h, 33h)
122
           write mem(16'h36,16'h66); // data (36h, 66h)
123
           write mem(16'h37,16'h12); // data (37h, 12h)
124
           write mem(16'h38,16'h35); // data (38h, 35h)
125
126
           write mem(16'h39,16'h87); // data (39h, 87h)
```


1. Find the minimum and maximum from two numbers in memoey


	А	В	С	D	Е		(
1	HEX	label	ASSEMBLY		COMMAND		
2	0		LLI R0,#3	OH	00010_000	_00110000	
3	1		LLI R1,#3	7H	00010_001	_00110111	
4	2		LLI R2,#2:	55	00010_010	_11111111	
5	3		LHI R2,#7	fH	00001_010	_01111111	
6	4		LLI R3,#0		00010_011	_00000000	
7	5	lab0	LDR R4,R	0,#0	00011_100	_000_0000	0
8	6		CMP R2,R	.4	00110_000	_010_100_0	01
9	7		BCC lab1		11000011_	00000010	
10	8		MOV R2,F	R4	01011_010	_100_0000	0
11	9	lab1	CMP R3,R	.4	00110_000	_011_100_	01
12	a		BCS lab2		11000010_	00000010	
13	b		MOV R3,F	R4	01011_011	_100_0000	0
14	С	lab2	ADDI RO,	R0,#1	00111_000	_000_0000	1
15	d		CMP R1,R	.0	00110_000	_001_000_	01
16	e		BNE lab0		11000001_	11110111	
17	f		OutR R2		11100_000	_010_000_	00
18	10		OurR R3		11100_000	_011_000_	00
19	11		HLT		11100_000	000000_01	

**behavioral** 



# post-route






此程式將記憶體簡單讀 7 個 data 比較大小,47H,80H、42H、77H、F5H、33H、66H,做比大小,R2 為最小值,R3 為最大值,可以從波形圖看見R2 為 33H,R3 為 F5H,結果正確。


2. Add two numbers in memory and store the result in memory location.

	А	K	L	M	N	О
1	HEX	label	ASSEMBL	Y	COMMAN	D
2	0		LLI R0,#30	)H	00010_000	_00110000
3	1		LDR R3,R0	),#0	00011_011	_000_0000
4	2		LDR R4,R0	),#1	00011_100	_000_00001
5	3		ADD R2,R	3,R4	00000_010	_011_100_00
6	4		STR R2,R0	,#2	00101_010	_000_00010
7	5		LDR R1,R0	),#2	00011_001	_000_00010
8	6		OutR R1		11100_000	_001_000_00
9	7		HLT		11100_000	000000_01

## behavioral



## post-route




此程式將記憶體讀兩個數值出來相加後存於另一個記憶體位置,將相加結果存入後,讀出並 OutR 觀 看相加數值,可以從波形圖看見 47H add 80H,結果為 C7H,結果正確。

3. Add ten numbers in consecutive memory locations.

	А	Т	U	V	W	X
1	HEX	label	ASSEMBL	Y	COMMAN	D
2	0		LLI R0,#30	)H	00010_000	_00110000
3	1		LLI R2,#39	H	00010_010	_00111001
4	2		LDR R1,R0	),#0	00011_001	_000_00000
5	3	lab0	ADDI RO,I	RO,#1	00111_000	_000_00001
6	4		LDR R3,R0	),#()	00011_011	_000_00000
7	5		ADD R1,R	1,R3	00000_001	_001_011_00
8	6		CMP R2,R0	O	00110_000	_010_000_01
9	7		BNE lab0		11000001_	11111100
10	8		OutR R1		11100_000	_001_000_00
11	9		HLT		11100_000	000000_01



# behavioral



## post-route



此程式將記憶體裡的十個數字做相加,47H、80H、42H、77H、F5H、33H、66H、12H、35H、87H的相加結果為3DCH,可從波形圖看見結果正確。

4. Mov a memory block of N words from one place to another.

	А	AC	AD	AE	AF	AG
1	HEX	label	ASSEMBL	Y	COMMAN	D
2	0		LLI R1,#10	)	00010_001	_00001010
3	1		LLI R0, #3	OH	00010_000	_00110000
4	2		ADD R1,R	0,R1	00000_001	_000_001_00
5	3	lab0	LDR R2,R0	),#0	00011_010	_000_00000
6	4		STR R2,R0	,#10	00101_010	_000_01010
7	5		ADDI RO,F	RO,#1	00111_000	_000_00001
8	6		CMP R1,R0	)	00110_000	_001_000_01
9	7		BNE lab0		11000001_	11111100
10	8		HLT		11100_000	000000_01

# behavioral



# post-route



此程式將記憶體中 N 個 word 當作 block 移動到其他位置,我讓組語 R1 為 N=10,波形圖可以看見 Instruction 的重複變化,來觀看確實完成正確的讀取寫入的迴圈。

# **Hardware Cost**

### 16-bits RISC CPU hardware cost

Device Utilization Summary							
Slice Logic Utilization	Used	Available	Utilization	Note(s)			
Number of Slice Registers	180	126,800	1%				
Number used as Flip Flops	180						
Number used as Latches	0						
Number used as Latch-thrus	0						
Number used as AND/OR logics	0						
Number of Slice LUTs	375	63,400	1%				
Number used as logic	308	63,400	1%				
Number using O6 output only	271						
Number using O5 output only	0						
Number using O5 and O6	37						
Number used as ROM	0						
Number used as Memory	64	19,000	1%				
Number used as Dual Port RAM	0						
Number used as Single Port RAM	64						
Number using O6 output only	64						
Number using O5 output only	0						
Number using O5 and O6	0						
Number used as Shift Register	0						
Number used exclusively as route-thrus	3						
Number with same-slice register load	3						
Number with same-slice carry load	0						
Number with other load	0						
Number of occupied Slices	185	15,850	1%				
Number of LUT Flip Flop pairs used	477						
Number with an unused Flip Flop	301	477	63%				
Number with an unused LUT	102	477	21%				
Number of fully used LUT-FF pairs	74	477	15%				
Number of unique control sets	14						
Number of slice register sites lost to control set restrictions	12	126,800	1%				
Number of bonded <u>IOBs</u>	98	210	46%				
		î	1				

# **Discussion**

#### 1. Design entry

利用期中所完成的 Schematic 部分以 Verilog HDL 實現,但是因為我在期中作業 Schematic 部分,沒注意到 run post-route,而在執行下去後發現,波形整個 crush 了,因避免與上一次製作 Schematic 電路時一樣情況發生,我重新反省我的時序控制,避免資料 metastable,並在此期末作業 Verilog HDL 部份成功執行獲得正確結果。

#### 2. Schematic & HDL

我在修此門 FPGA 系統設計實務中了解到,撰寫 HDL 時,必須了解每一行或每一段都將合成出什麼樣的電路,而此門課中我意識到我在以前寫 Verilog 的時候沒有去確定所有合成出的電路樣子,在做此期末作業的時候因為有期中作業的完成,在寫 Verilog 的時候就非常清楚在描述什麼電路,而功能也正常運行。不過我的總 Hardware Cost 並不相同,這讓我感到困惑,也讓我自己了解我是在騙自己 HDL 的都跟 Schematic 部份一樣,而實質上不同,所以我還需要繼續精進能力才行。

#### 3. Progress

在獲得錯誤的模擬結果時,我更加的快速在一堆錯誤訊號找到問題點,我想這是不斷的練習所獲得的成果。在期中 Schematic 部分發現 post-route 結果無法正確執行時我非常的低落,在大學依靠程式能力拿取高分的我,竟然無法做好與程式相關的課程,不過在整學期的課程中,了解到很多眉角,必須好好謝謝老師本學期的教學。