



FPGA 系統設計實務

期末報告

B I 0702226

李季鴻

Design



		regEn	regSel	regData	reg op	reg 外	readA	readB	outB_in	outImm	LHI
00001	LHI	1	instr[10:8]	ALUout	0	0	instr[10:8]		instr[7:0]	1	1
00010	LLI	1	instr[10:8]	ALUout	0	0	x		instr[7:0]	1	0
00011	LDR	1	instr[10:8]	MEMout	1	1	instr[7:5]		instr[4:0]	1	0
00101	STR	0	x	x	0	0	instr[7:5]	instr[10:8]	instr[4:0]	1	0
00000	ADD	1	instr[10:8]	ALUout	0	0	instr[7:5]	instr[4:2]		0	0
00000	ADC	1	instr[10:8]	ALUout	0	0	instr[7:5]	instr[4:2]		0	0
00000	SUB	1	instr[10:8]	ALUout	0	0	instr[7:5]	instr[4:2]		0	0
00000	SBB	1	instr[10:8]	ALUout	0	0	instr[7:5]			0	0
00110	CMP	0	x	x	0	0	instr[7:5]	instr[4:2]		0	0
00111	ADDI	1	instr[10:8]	ALUout	0	0	instr[7:5]		instr[4:0]	1	0
01000	SUBI	1	instr[10:8]	ALUout	0	0	instr[7:5]		instr[4:0]	1	0
01011	MOV	1	instr[10:8]	ALUout	0	0	instr[7:5]		0x0000	1	0
C3	BCC	0	x	x	0	0	x	x		0	0
C2	BCS	0	x	x	0	0	x	x		0	0
C1	BNE	0	x	x	0	0	x	x		0	0
C0	BEQ	0	x	x	0	0	x	x		0	0
CE	B[AL]	0	x	x	0	0	x	x		0	0
10000	JMP	0	x	x	0	0	x	x		0	0
10001	JAL	1	instr[10:8]	pcaddr	2	1	x	x		0	0
10010	JAL	1	instr[10:8]	pcaddr	2	1	instr[7:5]		0x0000	1	0
10011	JR	0	x	x	0	0	instr[7:5]		0x0000	1	0
11100	OutR	0	x	x	0	0	instr[7:5]		0x0000	1	0
11100	HLT	0	x	x	0	0	x	x	0	0	0

add/sub	logicm	memread	memEn	memAddr	memData	done	pcen	pccxt	pc inc bra
0	1	0	0	x	x	0		1	0
0	1	0	0	x	x	0		1	0
0	0	1	0	ALUout	x	0		1	0
0	0	0	1	ALUout	RB	0		1	0
0	0	0	0	x	x	0		1	0
0	0	0	0	x	x	0		1	0
1	0	0	0	x	x	0		1	0
1	0	0	0	x	x	0		1	0
1	0	0	0	x	x	0		1	0
0	0	0	0	x	x	0		1	0
1	0	0	0	x	x	0		1	0
0	0	0	0	x	x	0		1	0
0	0	0	0	x	x	0		disp	0
0	0	0	0	x	x	0		disp	0
0	0	0	0	x	x	0		disp	0
0	0	0	0	x	x	0		disp	0
0	0	0	0	x	x	0		disp	0
0	0	0	0	x	x	0		instr[10:0]	1
0	0	0	0	x	x	0		disp	0
0	0	0	0	x	x	0		ALUout	1
0	0	0	0	x	x	0		ALUout	1
0	0	0	0	x	x	0		1	0
0	0	0	0	x	x	1		0	0

add/sub	logicm	memread	memEn	memAddr	memData	done	pcen	pcext	pc inc bra
0	1	0	0	x	x	0		1	0
0	1	0	0	x	x	0		1	0
0	0	1	0	ALUout	x	0		1	0
0	0	0	1	ALUout	RB	0		1	0
0	0	0	0	x	x	0		1	0
0	0	0	0	x	x	0		1	0
1	0	0	0	x	x	0		1	0
1	0	0	0	x	x	0		1	0
1	0	0	0	x	x	0		1	0
0	0	0	0	x	x	0		1	0
1	0	0	0	x	x	0		1	0
0	0	0	0	x	x	0		1	0
0	0	0	0	x	x	0		disp	0
0	0	0	0	x	x	0		disp	0
0	0	0	0	x	x	0		disp	0
0	0	0	0	x	x	0		disp	0
0	0	0	0	x	x	0		disp	0
0	0	0	0	x	x	0		instr[10:0]	1
0	0	0	0	x	x	0		disp	0
0	0	0	0	x	x	0		ALUout	1
0	0	0	0	x	x	0		ALUout	1
0	0	0	0	x	x	0		1	0
0	0	0	0	x	x	1		0	0

Verilog HDL



1. CPU

```
21 module RISC_CPU_16bits(  
22     input clk,rst_n,test_normal,  
23     input ext_wen,  
24     input [7:0] ext_addr,  
25     input [15:0] ext_data,  
26     output [15:0] OutR,mem_out,  
27     output done,  
28     output [1:0] tb_step,  
29     output [15:0] ins,  
30     output pc_en,  
31     output [15:0] pc_ext  
32 );  
33 wire [7:0] mem_addr;  
34 wire [15:0] mem_data;  
35 wire [2:0] rf_addr;  
36 wire [2:0] rf_readA,rf_readB;  
37 wire [15:0] rf_B;  
38 wire [15:0] rf_data;  
39 wire [15:0] alu_imm_B;  
40 wire [15:0] alu_o;  
41 wire [15:0] pc_addr;  
42 wire [1:0] rf_op;  
43 assign mem_clk = (ext_wen)? clk:clk_sl;  
44 Datapath ut(  
45     .mem_clk(mem_clk),  
46     .mem_wen(mem_wen),  
47     .mem_ren(mem_ren),  
48     .mem_addr(mem_addr),  
49     .mem_datain(mem_data),  
50     .mem_dataout(mem_out),  
51     .rf_clk(clk_sl),  
52     .rst_n(rst_n),  
53     .rf_en(rf_en),  
54     .rf_op(rf_op),  
55     .rf_addr(rf_addr),  
56     .rf_readA(rf_readA),  
57     .rf_readB(rf_readB),  
58     .rf_B(rf_B),  
59     .add0_sub1(alu_add0_sub1),  
60     .ext_imm(alu_ext_imm),  
61     .ext_immB(alu_imm_B),  
62     .LHI(alu_LHI),.LLI(alu_LLI),  
63     .alu_out(alu_o),  
64     .N(alu_N),.Z(alu_Z),.C(alu_C),.V(alu_V),  
65     .ctro_outR(ctro_outR),  
66     .OutR(OutR),  
67     .pc_clk(clk_sl),  
68     .pc_ext(pc_ext),  
69     .pc_inc0_jum1(pc_inc0_jum1),  
70     .pc_en(pc_en),  
71     .pc_addr(pc_addr)  
72 );  
73 Controller uut(  
74     .rst_n(rst_n),  
75     .instruction(mem_out),  
76     .alu_N(alu_N),.alu_Z(alu_Z),.alu_C(alu_C),.alu_V(alu_V),  
77     .alu_o(alu_o),  
78     .rf_B(rf_B),  
79     .pc_addr(pc_addr),  
80     .alu_add0_sub1(alu_add0_sub1),  
81     .alu_LHI(alu_LHI),
```

```
82     .alu_LLI(alu_LLI),
83     .alu_ext_imm(alu_ext_imm),
84     .alu_imm_B(alu_imm_B),
85     .rf_en(rf_en),
86     .rf_op(rf_op),
87     .rf_addr(rf_addr),
88     .rf_readA(rf_readA),
89     .rf_readB(rf_readB),
90     .pc_en(pc_en),
91     .pc_inc0_juml(pc_inc0_juml),
92     .pc_ext(pc_ext),
93     .ext_wen(ext_wen),
94     .ext_addr(ext_addr),
95     .ext_data(ext_data),
96     .mem_wen(mem_wen),
97     .mem_ren(mem_ren),
98     .mem_addr(mem_addr),
99     .mem_data(mem_data),
100    .ctro_outR(ctro_outR),
101    .done(done),
102    .ins(ins),
103    .clk(clk),
104    .timer_en(~(done|ext_wen|test_normal)),
105    .step(step),
106    .clk_s0(clk_s0),
107    .clk_s1(clk_s1),
108    .tb_step(tb_step)
109    );
110 endmodule
```

2. Controller

```
21 module Controller(
22     input clk,rst_n,timer_en,
23     input ext_wen,
24     input [7:0] ext_addr,
25     input [15:0] ext_data,
26     output step,clk_s0,clk_sl,
27     input [15:0] instruction,
28     input alu_N,alu_Z,alu_C,alu_V,
29     input [15:0] alu_o,
30     input [15:0] rf_B,
31     input [15:0] pc_addr,
32     output alu_add0_subl,alu_LHI,alu_LLI,alu_ext_imm,
33     output [15:0] alu_imm_B,
34     output rf_en,
35     output [1:0] rf_op,
36     output [2:0] rf_addr,rf_readA,rf_readB,
37     output pc_en,pc_inc0_juml,
38     output [15:0] pc_ext,
39     output mem_wen,mem_ren,
40     output [7:0] mem_addr,
41     output [15:0] mem_data,
42     output ctro_outR,
43     output done,
44     output [15:0] ins,
45     output [1:0] tb_step
46 );
47 Instruction_decoder uut(
48     .clk(clk_s0),.clk_sl(clk_sl),
49     .rst_n(rst_n),
50     .step(step),
51     .instruction(instruction),
52     .alu_N(alu_N),.alu_Z(alu_Z),.alu_C(alu_C),.alu_V(alu_V),
53     .alu_o(alu_o),
54     .rf_B(rf_B),
55     .pc_addr(pc_addr),
56     .alu_add0_subl(alu_add0_subl),
57     .alu_LHI(alu_LHI),
58     .alu_LLI(alu_LLI),
59     .alu_ext_imm(alu_ext_imm),
60     .alu_imm_B(alu_imm_B),
61     .rf_en(rf_en),
62     .rf_op(rf_op),
63     .rf_addr(rf_addr),
64     .rf_readA(rf_readA),
65     .rf_readB(rf_readB),
66     .pc_en(pc_en),
67     .pc_inc0_juml(pc_inc0_juml),
68     .pc_ext(pc_ext),
69     .ext_mem_wen(ext_wen),
70     .ext_mem_addr(ext_addr),
71     .ext_mem_data(ext_data),
72     .mem_wen(mem_wen),
73     .mem_ren(mem_ren),
74     .mem_addr(mem_addr),
75     .mem_data(mem_data),
76     .ctro_outR(ctro_outR),
77     .done(done),
78     .ins(ins)
79 );
80 Timer_generator ut(
81     .clk(clk),
82     .rst_n(rst_n),
83     .E(timer_en),
84     .step(step),
85     .clk_s0(clk_s0),
86     .clk_sl(clk_sl),
87     .div_count(tb_step));
88
89 endmodule
```

3. Datapath

```
21 module Datapath(
22     input mem_clk, rf_clk, pc_clk, rst_n,
23     input mem_wen, mem_ren, rf_en, pc_en,
24     input [7:0] mem_addr,
25     input [15:0] mem_datain,
26     output [15:0] mem_dataout,
27     input pc_inc0_juml,
28     input [15:0] pc_ext,
29     output [15:0] pc_addr,
30     input [2:0] rf_addr,
31     input [1:0] rf_op,
32     input [2:0] rf_readA, rf_readB,
33     output [15:0] rf_B,
34     input add0_subl, LHI, LLI, ext_imm,
35     input [15:0] ext_immB,
36     output [15:0] alu_out,
37     output N, Z, C, V,
38     input ctro_outR,
39     output [15:0] OutR
40 );
41 wire [7:0] mem_address;
42 assign mem_address = (mem_wen|mem_ren)? mem_addr:pc_addr[7:0];
43 wire [15:0] rf_data;
44 assign rf_data = (rf_op==2'b00)? alu_out:
45                 (rf_op==2'b01)? mem_dataout : pc_addr;
46 memory_256x16 my_mem(
47     .clk(mem_clk),
48     .write_en(mem_wen),
49     .address(mem_address),
50     .data_in(mem_datain),
51     .data_out(mem_dataout)
52 );
53 RF_ALU_16bits my_rfalu(
54     .clk(rf_clk),
55     .rst_n(rst_n),
56     .RF_en(rf_en),
57     .RF_addr(rf_addr),
58     .read_A(rf_readA),
59     .read_B(rf_readB),
60     .rB(rf_B),
61     .RF_data(rf_data),
62     .add0_subl(add0_subl),
63     .ext_imm(ext_imm),
64     .ext_B_data(ext_immB),
65     .LHI(LHI), .LLI(LLI),
66     .S(alu_out),
67     .N(N), .Z(Z), .C(C), .V(V),
68     .ctro_outR(ctro_outR),
69     .OutR(OutR)
70 );
71 ProgramCounter my_pc(
72     .clk(pc_clk),
73     .rst_n(rst_n),
74     .ext(pc_ext),
75     .inc0_juml(pc_inc0_juml),
76     .E(pc_en),
77     .address(pc_addr)
78 );
79 endmodule
```


4. Instruction Decoder

```
21 module Instruction_decoder(  
22     input clk,rst_n,clk_sl,  
23     input step,  
24     input [15:0] instruction,  
25     input alu_N,alu_Z,alu_C,alu_V,  
26     input [15:0] alu_o,  
27     input [15:0] rf_B,  
28     input [15:0] pc_addr,  
29     output reg alu_add0_sub1,alu_LHI,alu_LLI,alu_ext_imm,  
30     output reg [15:0] alu_imm_B,  
31     output reg rf_en,  
32     output reg [1:0] rf_op,  
33     output reg [2:0] rf_addr,rf_readA,rf_readB,  
34     output reg pc_en,  
35     output reg pc_inc0_juml,  
36     output reg [15:0] pc_ext,  
37     input ext_mem_wen,  
38     input [7:0] ext_mem_addr,  
39     input [15:0] ext_mem_data,  
40     output reg mem_wen,mem_ren,  
41     output reg [7:0] mem_addr,  
42     output reg [15:0] mem_data,  
43     output reg ctro_outR,  
44     output reg done,  
45     output reg [15:0] ins  
46 );  
47 always@(posedge clk or negedge rst_n)  
48     if(!rst_n) ins<=0;  
49     else ins <= instruction;  
50 reg LHI,LLI,LDR,STR,ADD,ADC,SUB,SBB,CMP,ADDI,  
51     SUBI,MOV,BCC,BCS,BNE,BEQ,BAL,JMP,JAL,JALR,JR,OutR,HLT;  
52 reg N,Z,C,V;  
53 reg [15:0] S;  
54 always@(posedge clk_sl or negedge rst_n)  
55     if(!rst_n)begin  
56         N<=0;  
57         Z<=0;  
58         C<=0;  
59         V<=0;  
60         S<=0;  
61     end  
62     else begin  
63         N<=alu_N;  
64         Z<=alu_Z;  
65         C<=alu_C;  
66         V<=alu_V;  
67         S<=alu_o;  
68     end  
69 always@(*)begin  
70  
71     if(SUB|SBB|CMP|SUBI) alu_add0_sub1 = 1'b1;  
72     else alu_add0_sub1 = 1'b0;  
73  
74     if(LHI) alu_LHI = 1'b1;  
75     else alu_LHI = 1'b0;  
76  
77     if(LLI) alu_LLI = 1'b1;  
78     else alu_LLI = 1'b0;  
79  
80     if(LHI|LLI|LDR|STR|ADDI|SUBI|MOV|JALR|JR|OutR) alu_ext_imm = 1'b1;  
81     else alu_ext_imm = 1'b0;
```

```

82
83     if(LHI|LLI) alu_imm_B = {8'h00,ins[7:0]};
84     else if(LDR|STR|ADDI|SUBI) alu_imm_B = {11'h000,ins[4:0]};
85     else alu_imm_B = 16'h0;
86
87     if(LHI|LLI|LDR|ADD|ADC|SUB|SBB|ADDI|SUBI|MOV|JAL|JALR) rf_en = 1'b1;
88     else rf_en = 1'b0;
89
90     if(LDR) rf_op = 2'b01;
91     else if(JAL|JALR) rf_op = 2'b10;
92     else rf_op = 2'b00;
93
94     rf_addr = ins[10:8];
95
96     if(LHI) rf_readA = ins[10:8];
97     else rf_readA = ins[7:5];
98
99     if(STR) rf_readB = ins[10:8];
100    else rf_readB = ins[4:2];
101
102    if(step) pc_en = 1'b1;
103    else pc_en = 1'b0;
104
105    if(JMP|JAL|JALR) pc_inc0_juml = 1'b1;
106    else pc_inc0_juml = 1'b0;
107
108    if(JALR|JR) pc_ext = alu_o;
109    else if(JMP) pc_ext = {pc_addr[15:11],ins[10:0]};
110    else if(BCC|BCS|BNE|BEQ|BAL|JAL) begin
111        if (ins[7]==1'b1)
112            pc_ext = ~(8'h00,~ins[7:0]+1'b1)+1'b1;
113        else
114            pc_ext = {8'h00,ins[7:0]};
115    end
116    else pc_ext = 16'h1;
117
118    if((STR&&step!=0)|ext_mem_wen) mem_wen = 1'b1;
119    else mem_wen = 1'b0;
120
121    if(LDR&&step!=0) mem_ren = 1'b1;
122    else mem_ren = 1'b0;
123
124    if(ext_mem_wen) mem_addr = ext_mem_addr;
125    else mem_addr = alu_o;
126
127    if(ext_mem_wen) mem_data = ext_mem_data;
128    else mem_data = rf_B;
129
130    if(OutR) ctro_outR = 1'b1;
131    else ctro_outR = 1'b0;
132
133    if(HLT) done = 1'b1;
134    else done = 1'b0;
135
136 end
137
138
139
140
141 always@(ins,N,Z,C,V) begin
142     //ins[15]==0

```

```

143     if(ins[15:11]==5'b00001) LHI = 1'b1;
144     else LHI = 1'b0;
145     if(ins[15:11]==5'b00010) LLI = 1'b1;
146     else LLI = 1'b0;
147     if(ins[15:11]==5'b00011) LDR = 1'b1;
148     else LDR = 1'b0;
149     if(ins[15:11]==5'b00101) STR = 1'b1;
150     else STR = 1'b0;
151     if(ins[15:11]==5'b00000&&ins[1:0]==2'b00) ADD = 1'b1;
152     else ADD = 1'b0;
153     if(ins[15:11]==5'b00000&&ins[1:0]==2'b01) ADC = 1'b1;
154     else ADC = 1'b0;
155     if(ins[15:11]==5'b00000&&ins[1:0]==2'b10) SUB = 1'b1;
156     else SUB = 1'b0;
157     if(ins[15:11]==5'b00000&&ins[1:0]==2'b11) SBB = 1'b1;
158     else SBB = 1'b0;
159     if(ins[15:11]==5'b00110&&ins[1:0]==2'b01) CMP = 1'b1;
160     else CMP = 1'b0;
161     if(ins[15:11]==5'b00111) ADDI = 1'b1;
162     else ADDI = 1'b0;
163     if(ins[15:11]==5'b01000) SUBI = 1'b1;
164     else SUBI = 1'b0;
165     if(ins[15:11]==5'b01011) MOV = 1'b1;
166     else MOV = 1'b0;
167     //ins[15:13]==3'b100
168     if(ins[15:11]==5'b10000) JMP = 1'b1;
169     else JMP = 1'b0;
170     if(ins[15:11]==5'b10001) JAL = 1'b1;
171     else JAL = 1'b0;
172     if(ins[15:11]==5'b10010) JALR = 1'b1;
173     else JALR = 1'b0;
174     if(ins[15:11]==5'b10011) JR = 1'b1;
175     else JR = 1'b0;
176     //ins[15:13]==3'b111
177     if(ins[15:11]==5'b11100&&ins[1:0]==2'b00) OutR = 1'b1;
178     else OutR = 1'b0;
179     if(ins[15:11]==5'b11100&&ins[1:0]==2'b01) HLT = 1'b1;
180     else HLT = 1'b0;
181     //ins[15:8]==8'hCx
182     if(ins[15:8]==8'hC3&&~C) BCC = 1'b1;
183     else BCC = 1'b0;
184     if(ins[15:8]==8'hC2&&C) BCS = 1'b1;
185     else BCS = 1'b0;
186     if(ins[15:8]==8'hC1&&~Z) BNE = 1'b1;
187     else BNE = 1'b0;
188     if(ins[15:8]==8'hC0&&Z) BEQ = 1'b1;
189     else BEQ = 1'b0;
190     if(ins[15:8]==8'hCE) BAL = 1'b1;
191     else BAL = 1'b0;
192
193     end
194
195 endmodule

```

5. Timing Generator

```
21 module Timer_generator(  
22     input clk,rst_n,E,  
23     output reg step,  
24     output reg clk_s0,clk_s1,  
25     output [1:0] div_count  
26 );  
27  
28 parameter div0 = 0,  
29             div1 = 1,  
30             div2 = 2,  
31             div3 = 3;  
32  
33 reg [1:0] div_count;  
34 always@(posedge clk or negedge rst_n)  
35     if(!rst_n)  
36         div_count <= div0;  
37     else if(div_count==div3)  
38         div_count <= div0;  
39     else if(E)  
40         div_count <= div_count+1;  
41  
42 always@(div_count)  
43     if(div_count==div3) clk_s1=1;  
44     else clk_s1=0;  
45  
46 always@(div_count)  
47     if(div_count==div1) clk_s0=1;  
48     else clk_s0=0;  
49  
50 always@(div_count)  
51     if(div_count==div0||div_count==div1)  
52         step=0;  
53     else  
54         step=1;  
55 endmodule
```

6. Program Counter

```
21 module ProgramCounter(  
22     input clk,rst_n,  
23     input [15:0] ext,  
24     input inc0_juml,  
25     input E,  
26     output reg [15:0] address  
27 );  
28  
29 always@(posedge clk or negedge rst_n) begin  
30     if(!rst_n) address<=0;  
31     else if(E) begin  
32         if(inc0_juml) address <= ext;  
33         else address <= address+ext;  
34     end  
35 end  
36  
37 endmodule
```

7. 256x16 Memory

```
21 module memory_256x16(  
22     input clk,write_en,  
23     input [7:0] address,  
24     input [15:0] data_in,  
25     output [15:0] data_out  
26 );  
27  
28 reg [15:0] memory [0:255];  
29 assign data_out = memory[address];  
30  
31 always@(posedge clk)  
32     if(write_en) memory[address] <= data_in;  
33  
34  
35 endmodule
```

8. Register File + ALU

```
21 module RF_ALU_16bits(  
22     input clk,rst_n,RF_en,  
23     input [2:0] RF_addr,read_A,read_B,  
24     input [15:0] RF_data,  
25     input add0_sub1,  
26     input ext_imm,  
27     input [15:0] ext_B_data,  
28     input LHI,LLI,  
29     output [15:0] S,  
30     output N,Z,C,V,  
31  
32     output [15:0] rA,rB,  
33  
34     input ctro_outR,  
35     output reg [15:0] OutR  
36 );  
37  
38 wire [15:0] alu_Bin;  
39 wire [15:0] alu_S;  
40 assign alu_Bin = (ext_imm)? ext_B_data:rB;  
41 wire [15:0] logicm_S; // logicm ALU  
42 assign S = (LHI|LLI)? logicm_S:alu_S;  
43 assign logicm_S = (LHI)? {ext_B_data[7:0],rA[7:0]}:{8'h00,ext_B_data[7:0]};  
44  
45 RegisterFile_16bits mu_rf(  
46     .clk(clk),  
47     .rst_n(rst_n),  
48     .write_en(RF_en),  
49     .read_A(read_A),  
50     .read_B(read_B),  
51     .write_addr(RF_addr),  
52     .write_data(RF_data),  
53     .out_A(rA),  
54     .out_B(rB)  
55 );  
56 ALU_16bits my_alu(  
57     .A(rA),  
58     .B(alu_Bin),  
59     .add0_sub1(add0_sub1),  
60     .S(alu_S),  
61     .N(N),.Z(Z),.C(C),.V(V)  
62 );  
63 always@(posedge clk or negedge rst_n)  
64     if(!rst_n) OutR<=16'h0000;  
65     else if(ctro_outR) OutR<=rA;  
66 endmodule
```

9. Eight Register File

```
21 module RegisterFile_16bits(  
22     input clk,rst_n,write_en,  
23     input [2:0] read_A,read_B,write_addr,  
24     input [15:0] write_data,  
25     output [15:0] out_A,out_B  
26 );  
27  
28 wire [7:0] rf_en;  
29 wire [15:0] Q0,Q1,Q2,Q3,Q4,Q5,Q6,Q7;  
30 decoder_NtoM #(N(3)) decoder1(  
31     .S(write_addr),  
32     .E(write_en),  
33     .O(rf_en)  
34 );  
35  
36 multiplexer_8to1_16bits mult1(  
37     .S0(read_A[0]),.S1(read_A[1]),.S2(read_A[2]),  
38     .A0(Q0),.A1(Q1),.A2(Q2),.A3(Q3),.A4(Q4),.A5(Q5),.A6(Q6),.A7(Q7),  
39     .O(out_A)  
40 );  
41  
42 multiplexer_8to1_16bits mult2(  
43     .S0(read_B[0]),.S1(read_B[1]),.S2(read_B[2]),  
44     .A0(Q0),.A1(Q1),.A2(Q2),.A3(Q3),.A4(Q4),.A5(Q5),.A6(Q6),.A7(Q7),  
45     .O(out_B)  
46 );  
47  
48 DFF_16bits dff1(  
49     .clk(clk),.rst_n(rst_n),  
50     .E(rf_en[0]),  
51     .Din(write_data),  
52     .Qout(Q0)  
53 );  
54 DFF_16bits dff2(  
55     .clk(clk),.rst_n(rst_n),  
56     .E(rf_en[1]),  
57     .Din(write_data),  
58     .Qout(Q1)  
59 );  
60 DFF_16bits dff3(  
61     .clk(clk),.rst_n(rst_n),  
62     .E(rf_en[2]),  
63     .Din(write_data),  
64     .Qout(Q2)  
65 );  
66 DFF_16bits dff4(  
67     .clk(clk),.rst_n(rst_n),  
68     .E(rf_en[3]),  
69     .Din(write_data),  
70     .Qout(Q3)  
71 );  
72 DFF_16bits dff5(  
73     .clk(clk),.rst_n(rst_n),  
74     .E(rf_en[4]),  
75     .Din(write_data),  
76     .Qout(Q4)  
77 );  
78 DFF_16bits dff6(  
79     .clk(clk),.rst_n(rst_n),  
80     .E(rf_en[5]),  
81     .Din(write_data),  
82     .Qout(Q5)  
83 );  
84 DFF_16bits dff7(  
85     .clk(clk),.rst_n(rst_n),  
86     .E(rf_en[6]),  
87     .Din(write_data),  
88     .Qout(Q6)  
89 );  
90 DFF_16bits dff8(  
91     .clk(clk),.rst_n(rst_n),  
92     .E(rf_en[7]),  
93     .Din(write_data),  
94     .Qout(Q7)  
95 );  
96  
97  
98 endmodule
```

10. ALU

```
21 module ALU_16bits(  
22     input [15:0] A,B,  
23     input add0_sub1,  
24     output [15:0] S,  
25     output N,Z,C,V  
26 );  
27  
28 wire [15:0] C_buf;  
29 wire [15:0] B_comp;  
30 assign B_comp = (add0_sub1)? B^16'hffff:B;  
31 assign N = S[15];  
32 assign Z = ~(|S);  
33 assign C = C_buf[15];  
34 assign V = ((add0_sub1^B[15])~^A[15])&(S[15]^C);  
35 full_adder fadd0(  
36     .A(A[0]),  
37     .B(B_comp[0]),  
38     .C_in(add0_sub1),  
39     .S(S[0]),  
40     .C_out(C_buf[0])  
41 );  
42 full_adder fadd1(  
43     .A(A[1]),  
44     .B(B_comp[1]),  
45     .C_in(C_buf[0]),  
46     .S(S[1]),  
47     .C_out(C_buf[1])  
48 );  
49 full_adder fadd2(  
50     .A(A[2]),  
51     .B(B_comp[2]),  
52     .C_in(C_buf[1]),  
53     .S(S[2]),  
54     .C_out(C_buf[2])  
55 );  
56 full_adder fadd3(  
57     .A(A[3]),  
58     .B(B_comp[3]),  
59     .C_in(C_buf[2]),  
60     .S(S[3]),  
61     .C_out(C_buf[3])  
62 );  
63 full_adder fadd4(  
64     .A(A[4]),  
65     .B(B_comp[4]),  
66     .C_in(C_buf[3]),  
67     .S(S[4]),  
68     .C_out(C_buf[4])  
69 );  
70 full_adder fadd5(  
71     .A(A[5]),  
72     .B(B_comp[5]),  
73     .C_in(C_buf[4]),  
74     .S(S[5]),  
75     .C_out(C_buf[5])  
76 );  
77 full_adder fadd6(  
78     .A(A[6]),  
79     .B(B_comp[6]),  
80     .C_in(C_buf[5]),  
81     .S(S[6]),
```



```

82     .C_out(C_buf[6])
83 );
84 full_adder fadd7(
85     .A(A[7]),
86     .B(B_comp[7]),
87     .C_in(C_buf[6]),
88     .S(S[7]),
89     .C_out(C_buf[7])
90 );
91 full_adder fadd8(
92     .A(A[8]),
93     .B(B_comp[8]),
94     .C_in(C_buf[7]),
95     .S(S[8]),
96     .C_out(C_buf[8])
97 );
98 full_adder fadd9(
99     .A(A[9]),
100    .B(B_comp[9]),
101    .C_in(C_buf[8]),
102    .S(S[9]),
103    .C_out(C_buf[9])
104 );
105 full_adder fadd10(
106    .A(A[10]),
107    .B(B_comp[10]),
108    .C_in(C_buf[9]),
109    .S(S[10]),
110    .C_out(C_buf[10])
111 );
112 full_adder fadd11(
113    .A(A[11]),
114    .B(B_comp[11]),
115    .C_in(C_buf[10]),
116    .S(S[11]),
117    .C_out(C_buf[11])
118 );
119 full_adder fadd12(
120    .A(A[12]),
121    .B(B_comp[12]),
122    .C_in(C_buf[11]),
123    .S(S[12]),
124    .C_out(C_buf[12])
125 );
126 full_adder fadd13(
127    .A(A[13]),
128    .B(B_comp[13]),
129    .C_in(C_buf[12]),
130    .S(S[13]),
131    .C_out(C_buf[13])
132 );
133 full_adder fadd14(
134    .A(A[14]),
135    .B(B_comp[14]),
136    .C_in(C_buf[13]),
137    .S(S[14]),
138    .C_out(C_buf[14])
139 );
140 full_adder fadd15(
141    .A(A[15]),
142    .B(B_comp[15]),
143    .C_in(C_buf[14]),
144    .S(S[15]),
145    .C_out(C_buf[15])
146 );
147
148
149 endmodule
150

```

11. full Adder

```
21 module full_adder
22 // #(parameter N=16) (
23 // input [N-1:0] A,B,
24 // input C_in,
25 // output reg [N-1:0] S,
26 // output reg C_out
27 // );
28 //
29 // genvar i;
30 // wire [N-2:0] C_buf;
31 // assign {C_out,S[N-1]}=A[N-1]+B[N-1]+C_buf[N-2];
32 // assign {C_buf[0],S[0]}=A[0]+B[0]+C_in;
33 // generate for(i=1;i<N-1;i=i+1) begin: gener_fadder
34 //     assign {C_buf[i],S[i]}=A[i]+B[i]+C_buf[i-1];
35 // end
36 // endgenerate
37 (
38 input A,B,
39 input C_in,
40 output reg S,
41 output reg C_out
42 );
43
44 always@(A,B,C_in)
45     {C_out,S}=A+B+C_in;
46
47 endmodule
```

12. Decoder

```
21 module decoder_NtoM
22     #(parameter N=3) (
23     input [N-1:0] S,
24     input E,
25     output reg [2*N-1:0] O
26     );
27
28     integer i;
29     always@(S,E)
30     begin
31         for(i=0;i<2*N;i=i+1)begin
32             if(S==i&&E==1'b1) O[i]=1'b1;
33             else O[i]=1'b0;
34         end
35     end
36
37 endmodule
```

13. Multiplexer 8to1 16bits

```
21 module multiplexer_8to1_16bits(  
22     input S2,S1,S0,  
23     input [15:0] A7,A6,A5,A4,A3,A2,A1,A0,  
24     output reg [15:0] O  
25 );  
26     always@(*)begin  
27         case ({S2,S1,S0})  
28             0:O=A0;  
29             1:O=A1;  
30             2:O=A2;  
31             3:O=A3;  
32             4:O=A4;  
33             5:O=A5;  
34             6:O=A6;  
35             7:O=A7;  
36         endcase  
37     end  
38 endmodule
```

14. D-Flip Flop 16bits

```
21 module DFF_16bits(  
22     input clk,E,rst_n,  
23     input [15:0] Din,  
24     output reg [15:0] Qout  
25 );  
26     always@(posedge clk or negedge rst_n)  
27     begin  
28         if(!rst_n)  
29             Qout<=16'h0000;  
30         else if(E)  
31             Qout<=Din;  
32     end  
33  
34 endmodule
```





Verification





1. CPU

behavioral



post-route



2. Controller

```

142 initial begin
143     $monitor("PC_ext=%h,PC_IncBra=%h,ins=%h",PC_ext,PC_IncBra01,Ins);
144     clk=0;
145     rst_n=0;
146     #1 rst_n = 1;
147     write_mem(16'h0,16'b00010_001_00001010) ; //
148     write_mem(16'h1,16'b00010_000_00110000 ) ; //
149     write_mem(16'h2,16'b00000_001_000_001_00 ) ; //
150     write_mem(16'h3,16'b00011_010_000_00000 ) ; //
151     write_mem(16'h4,16'b00101_010_000_01010 ) ; //
152     write_mem(16'h5,16'b00111_000_000_00001 ) ; //
153     write_mem(16'h6,16'b00110_000_001_000_01) ; //
154     write_mem(16'h7,16'b11000001_11111100 ) ; //
155     run = 1;
156     #50;
157     mem_write<=0;
158     for(i=0;i<10;i=i+1)begin
159         #10
160         if(PC_IncBra01) pc_addr <= PC_ext;
161         else pc_addr <= pc_addr + PC_ext;
162     end
163     #30 $finish;
164 end
165 always #5 clk = ~clk;
166 task write_mem;
167 input [15:0 ] addr, data;
168 begin
169     @(posedge clk) # (20) begin //210~xxx
170         mem_write = 1'b1; mem_addr = addr;
171         mem_data = data;
172     end
173     @(posedge clk_sl)
174
175     #10 mem_write=0;
176 end
177 endtask

```

behavioral

```
# run all
Simulator is doing circuit initialization process.
Finished circuit initialization process.
PC_ext=0001,PC_IncBra=0,ins=xxxx
PC_ext=0001,PC_IncBra=0,ins=110a
PC_ext=0001,PC_IncBra=0,ins=xxxx
PC_ext=0001,PC_IncBra=0,ins=1030
PC_ext=0001,PC_IncBra=0,ins=110a
PC_ext=0001,PC_IncBra=0,ins=xxxx
PC_ext=0001,PC_IncBra=0,ins=0104
PC_ext=0001,PC_IncBra=0,ins=110a
PC_ext=0001,PC_IncBra=0,ins=xxxx
PC_ext=0001,PC_IncBra=0,ins=1a00
PC_ext=0001,PC_IncBra=0,ins=110a
PC_ext=0001,PC_IncBra=0,ins=xxxx
PC_ext=0001,PC_IncBra=0,ins=2a0a
PC_ext=0001,PC_IncBra=0,ins=110a
PC_ext=0001,PC_IncBra=0,ins=xxxx
PC_ext=0001,PC_IncBra=0,ins=3801
PC_ext=0001,PC_IncBra=0,ins=110a
PC_ext=0001,PC_IncBra=0,ins=xxxx
PC_ext=0001,PC_IncBra=0,ins=3021
PC_ext=0001,PC_IncBra=0,ins=110a
PC_ext=0001,PC_IncBra=0,ins=xxxx
PC_ext=0001,PC_IncBra=0,ins=c1fc
PC_ext=0001,PC_IncBra=0,ins=110a
PC_ext=0001,PC_IncBra=0,ins=1030
PC_ext=0001,PC_IncBra=0,ins=0104
PC_ext=0001,PC_IncBra=0,ins=1a00
PC_ext=0001,PC_IncBra=0,ins=2a0a
PC_ext=0001,PC_IncBra=0,ins=3801
PC_ext=0001,PC_IncBra=0,ins=3021
PC_ext=0001,PC_IncBra=0,ins=c1fc
PC_ext=0001,PC_IncBra=0,ins=xxxx
Stopped at time : 495 ns : File "F:/ OTHER
ISim> |
```


post-route

```
* run all PC_ext=0001,PC_IncBra=0,ins=1030
Simulator is doing circuit initialization prPC_ext=0001,PC_IncBra=0,ins=110a
INFO: SDF backannotation was successfulPC_ext=0001,PC_IncBra=0,ins=xxxx
Finished circuit initialization process.PC_ext=0001,PC_IncBra=0,ins=0104
PC_ext=xxxx,PC_IncBra=x,ins=xxxxPC_ext=0001,PC_IncBra=0,ins=110a
PC_ext=xxXX,PC_IncBra=x,ins=xxxxPC_ext=0001,PC_IncBra=0,ins=0104
PC_ext=xxxX,PC_IncBra=0,ins=xxxxPC_ext=0001,PC_IncBra=0,ins=xxxx
PC_ext=xxxX,PC_IncBra=0,ins=xxxxPC_ext=0001,PC_IncBra=0,ins=a00
PC_ext=xxXX,PC_IncBra=0,ins=xxxxPC_ext=0001,PC_IncBra=0,ins=110a
PC_ext=xxXX,PC_IncBra=0,ins=xxxxPC_ext=0001,PC_IncBra=0,ins=xxxx
PC_ext=xxXX,PC_IncBra=0,ins=xxxxPC_ext=0001,PC_IncBra=0,ins=2a0a
PC_ext=xxXX,PC_IncBra=0,ins=xxxxPC_ext=0001,PC_IncBra=0,ins=110a
PC_ext=XxXX,PC_IncBra=0,ins=xxxxPC_ext=0001,PC_IncBra=0,ins=2a0a
PC_ext=XXXX,PC_IncBra=0,ins=xxxxPC_ext=0001,PC_IncBra=0,ins=xxxx
PC_ext=XXXX,PC_IncBra=0,ins=xxxxPC_ext=0001,PC_IncBra=0,ins=3801
PC_ext=XXXX,PC_IncBra=0,ins=xxxxPC_ext=0001,PC_IncBra=0,ins=110a
PC_ext=XXX1,PC_IncBra=0,ins=xxxxPC_ext=0001,PC_IncBra=0,ins=2a0a
PC_ext=XXX1,PC_IncBra=0,ins=xxxxPC_ext=0001,PC_IncBra=0,ins=xxxx
PC_ext=XX01,PC_IncBra=0,ins=xxxxPC_ext=0001,PC_IncBra=0,ins=3021
PC_ext=XX01,PC_IncBra=0,ins=xxxxPC_ext=0001,PC_IncBra=0,ins=110a
PC_ext=XX01,PC_IncBra=0,ins=xxxxPC_ext=0001,PC_IncBra=0,ins=0104
PC_ext=XX01,PC_IncBra=0,ins=xxxxPC_ext=0001,PC_IncBra=0,ins=3021
PC_ext=OX01,PC_IncBra=0,ins=xxxxPC_ext=0001,PC_IncBra=0,ins=xxxx
PC_ext=OX01,PC_IncBra=0,ins=xxxxPC_ext=0001,PC_IncBra=0,ins=c1fc
PC_ext=0001,PC_IncBra=0,ins=xxxxPC_ext=0001,PC_IncBra=0,ins=110a
PC_ext=0001,PC_IncBra=x,ins=xxxxPC_ext=0001,PC_IncBra=0,ins=1030
PC_ext=000X,PC_IncBra=x,ins=xxxxPC_ext=0001,PC_IncBra=0,ins=0104
PC_ext=0X0X,PC_IncBra=x,ins=xxxxPC_ext=0001,PC_IncBra=0,ins=a00
PC_ext=0X0X,PC_IncBra=x,ins=xxxxPC_ext=0001,PC_IncBra=0,ins=2a0a
PC_ext=0X0X,PC_IncBra=x,ins=xxxxPC_ext=0001,PC_IncBra=0,ins=3801
PC_ext=0XXX,PC_IncBra=x,ins=xxxxPC_ext=0001,PC_IncBra=0,ins=3021
PC_ext=XXXX,PC_IncBra=x,ins=xxxxPC_ext=0001,PC_IncBra=0,ins=c1fc
PC_ext=XXXX,PC_IncBra=x,ins=xxxxPC_ext=0001,PC_IncBra=0,ins=xxxx
PC_ext=XXXX,PC_IncBra=x,ins=xxxxPC_ext=0000,PC_IncBra=0,ins=xxxx
PC_ext=XXXX,PC_IncBra=x,ins=xxxxPC_ext=0100,PC_IncBra=0,ins=xxxx
PC_ext=XXXX,PC_IncBra=x,ins=xxxxPC_ext=0120,PC_IncBra=0,ins=xxxx
PC_ext=XXXX,PC_IncBra=x,ins=xxxxPC_ext=1120,PC_IncBra=0,ins=xxxx
PC_ext=XXXX,PC_IncBra=x,ins=xxxxPC_ext=1520,PC_IncBra=0,ins=xxxx
PC_ext=XXXX,PC_IncBra=x,ins=xxxxPC_ext=9520,PC_IncBra=0,ins=xxxx
PC_ext=XXXX,PC_IncBra=x,ins=xxxxPC_ext=95a0,PC_IncBra=0,ins=xxxx
PC_ext=XXXX,PC_IncBra=x,ins=xxxxPC_ext=95a4,PC_IncBra=0,ins=xxxx
PC_ext=XxXX,PC_IncBra=x,ins=xxxxPC_ext=97a4,PC_IncBra=0,ins=xxxx
PC_ext=Xxxx,PC_IncBra=x,ins=xxxxPC_ext=97e4,PC_IncBra=0,ins=xxxx
PC_ext=Xxxx,PC_IncBra=x,ins=xxxxPC_ext=97ec,PC_IncBra=0,ins=xxxx
PC_ext=xxxx,PC_IncBra=x,ins=xxxxPC_ext=9fec,PC_IncBra=0,ins=xxxx
PC_ext=xxxx,PC_IncBra=x,ins=110aPC_ext=9ffc,PC_IncBra=0,ins=xxxx
PC_ext=xxXX,PC_IncBra=x,ins=110aPC_ext=bffc,PC_IncBra=0,ins=xxxx
PC_ext=xxXX,PC_IncBra=x,ins=110aPC_ext=fffc,PC_IncBra=0,ins=xxxx
PC_ext=xxXX,PC_IncBra=x,ins=110aPC_ext=fffc,PC_IncBra=0,ins=2a0a
PC_ext=xxXX,PC_IncBra=x,ins=110aPC_ext=fffc,PC_IncBra=0,ins=110a
PC_ext=xxXX,PC_IncBra=x,ins=110aPC_ext=fffc,PC_IncBra=0,ins=110a
PC_ext=XxXX,PC_IncBra=x,ins=110aPC_ext=ffa4,PC_IncBra=0,ins=110a
PC_ext=XxXX,PC_IncBra=x,ins=110aPC_ext=fff3a,PC_IncBra=0,ins=110a
PC_ext=XXXX,PC_IncBra=x,ins=110aPC_ext=f1f1a,PC_IncBra=0,ins=110a
PC_ext=XXXX,PC_IncBra=x,ins=110aPC_ext=ff0a,PC_IncBra=0,ins=110a
PC_ext=XXXX,PC_IncBra=x,ins=110aPC_ext=ef0a,PC_IncBra=0,ins=110a
PC_ext=XXXX,PC_IncBra=x,ins=110aPC_ext=ee0a,PC_IncBra=0,ins=110a
PC_ext=OXXX,PC_IncBra=x,ins=110aPC_ext=ea0a,PC_IncBra=0,ins=110a
PC_ext=OXXX,PC_IncBra=0,ins=110aPC_ext=6a0a,PC_IncBra=0,ins=110a
PC_ext=OXXX,PC_IncBra=0,ins=110aPC_ext=680a,PC_IncBra=0,ins=110a
PC_ext=000X,PC_IncBra=0,ins=110aPC_ext=600a,PC_IncBra=0,ins=110a
PC_ext=000X,PC_IncBra=0,ins=110aPC_ext=400a,PC_IncBra=0,ins=110a
PC_ext=000X,PC_IncBra=0,ins=110aPC_ext=000a,PC_IncBra=0,ins=110a
PC_ext=000X,PC_IncBra=0,ins=110aPC_ext=000b,PC_IncBra=0,ins=110a
PC_ext=0001,PC_IncBra=0,ins=110aPC_ext=0009,PC_IncBra=0,ins=110a
PC_ext=0001,PC_IncBra=0,ins=110aPC_ext=0001,PC_IncBra=0,ins=110a
Stopped at time : 5060778 ps : File "/FPGA/test/ISim> |
```


3. Datapath

```
123     initial begin
124         #5 rst_n<=1;
125         w_mem(0,16'h5487);
126         testalu(0,0,1,1,16'hff,3'h0,3'h0);
127         write_reg(2'h0,3'h0);
128         write_reg(2'h0,3'h1);
129         testalu(0,0,1,1,16'h12,3'h2,3'h0);
130         write_reg(2'h0,3'h2);
131         testalu(0,0,1,1,16'h34,3'h3,3'h0);
132         write_reg(2'h0,3'h3);
133         testalu(0,0,0,0,16'h0,3'h2,3'h3);
134         write_reg(2'h0,3'h4);
135         r_outR(0);r_outR(1);
136         r_outR(2);r_outR(3);
137         r_outR(4);
138         #20 $finish;
139     end
140     task w_mem();
141         input [7:0] addr;
142         input [15:0] data;
143         begin
144             mem_wen<=1;
145             mem_addr<=addr;
146             mem_datain<=data;
147             #5 mem_clk<=1;
148             #5 mem_clk<=0; mem_wen<=0;
149         end
150     endtask
151     task r_outR();
152         input [2:0] ra;
153         begin
154             rf_readA<=ra;
155             ctro_outR<=1;
156             #5 rf_clk<=1;
157             #5 rf_clk<=0; ctro_outR<=0;
158         end
159     endtask
160     task testalu();
161         input add0_subl,lhi,lli,ext_imB;
162         input [15:0] imBdata;
163         input [2:0] ra,rb;
164         begin
165             #10
166             LHI<=lhi;
167             LLI<=lli;
168             ext_imm<=ext_imB;
169             ext_imB<=imBdata;
170             rf_readA<=ra;
171             rf_readB<=rb;
172         end
173     endtask
174     task write_reg();
175         input [1:0] op;
176         input [2:0] addr;
177         begin
178             rf_en<=1;
179             rf_op<=op;
180             rf_addr<=addr;
181             #5 rf_clk<=1;
182             #5 rf_en<=0;rf_clk<=0;
183         end
184     endtask
185 endmodule
```

Datapath behavioral



Datapath post-route



4. Instruction decoder

```
105 initial
106 $monitor("%h %h %h %h %h %h %h %h %h %h %h",clk,instruction,alu_add0_sub1,alu_LHI,
107         alu_LLI,alu_ext_imm,alu_imm_B,rf_en,
108         rf_op,rf_addr,rf_readA,rf_readB,done);
109 initial begin
110     rst_n = 0;
111     clk_sl = 0;
112     step = 0;
113     instruction = 0;
114     alu_N = 0;
115     alu_Z = 0;
116     alu_C = 0;
117     alu_V = 0;
118     alu_o = 0;
119     rf_B = 0;
120     pc_addr = 0;
121     ext_mem_wen = 0;
122     ext_mem_addr = 0;
123     ext_mem_data = 0;
124     #5 rst_n=1;
125     inst(16'b00010_000_00110000);
126     inst(16'b00010_001_00110111);
127     inst(16'b00001_010_01111111);
128     inst(16'b00110_000_010_100_01);
129     inst(16'b11000001_11110111);
130     inst(16'b11100_000_000_000000);
131     inst(16'b11100_000_000_000001);
132     #20 $finish;
133 end
134 task inst();
135     input [15:0] in;
136     begin
137         @(negedge clk) #5 instruction<=in;
138         @(posedge clk) #5;
139     end
140 endtask
141 always begin
142     #10 clk<=0;
143     #10 clk<=1;
144 end
```

behavioral

```
# run all
Simulator is doing circuit initialization process.
Finished circuit initialization process.
x0000 0000 0000 1000 00
0000 0000 0000 1000 00
01030 0000 0000 1000 00
11030 0011 10030 1001 40
01030 0011 10030 1001 40
01137 0011 10030 1001 40
11137 0011 10037 1011 50
01137 0011 10037 1011 50
00a7f 0011 10037 1011 50
10a7f 0101 007f 1022 70
00a7f 0101 007f 1022 70
03051 0101 007f 1022 70
13051 1000 0000 0002 40
03051 1000 0000 0002 40
0c1f7 1000 0000 0002 40
1c1f7 0000 0000 0017 50
0c1f7 0000 0000 0017 50
0e000 0000 0000 0017 50
1e000 0001 0000 0000 00
0e000 0001 0000 0000 00
0e001 0001 0000 0000 00
1e001 0000 0000 0000 01
0e001 0000 0000 0000 01
1e001 0000 0000 0000 01
Stopped at time : 165 ns : File "F:/ OTHER /FPG/
```

post-route

```
# run all
Simulator is doing circuit initialization process.
INFO: SDF backannotation was successful with $0
Finished circuit initialization process.
x0000 xxxx xxxx xxxx xx
x0000 xxxx xXxx xxxx xx
x0000 xxxx XXxx xxxx xx
x0000 xxxx XXxx xxxx xx
x0000 xxxx XXxx xxxx xx
x0000 xxxx X0xx xxxx xx
x0000 xxxx X0xx xxxx xx
x0000 xxxx 00xx xxxx xx
x0000 xxxx 00xx xxxx Xx
x0000 xxxx 00xx xxxx xx
x0000 xxxx 00Xx xxxx xx
x0000 xxxx 00XX xx0 xxx
x0000 xxxx 00XX xx0 xXx
x0000 xxxx 00XX xx0 xXx
x0000 xxxx 00X0 xx0 xXx
x0000 xxxx 00X0 xx0 X Xx
x0000 xxxx 00X0 xx0 X Xx
x0000 xxxx 0000 xx0 X Xx
x0000 xxxx 0000 xx0 X Xx
x0000 xxxx 0000 xX0 X0x
x0000 xxxx 0000 x00 X0x
x0000 xxxx 0000 x00 X00
x0000 xxxx 0000 x000 00
x0000 0x0x 0000 x000 00
x0000 0x0x 0000 1000 00
x0000 000x 0000 1000 00
x0000 0000 0000 1000 00
0000 0000 0000 1000 00
01030 0000 0000 1000 00
11030 0000 0000 1000 00
01030 0000 0000 1000 00
00a7f 0000 0000 1000 00
10a7f 0000 0000 1000 00
00a7f 0000 0000 1000 00
03051 0000 0000 1000 00
13051 0000 0000 1000 00
03051 0000 0000 1000 00
0c1f7 0000 0000 1000 00
1c1f7 0000 0000 1000 00
0c1f7 0000 0000 1010 00
0c1f7 0000 0000 1012 10
0c1f7 0000 0000 1013 10
0c1f7 0000 0000 1013 50
0c1f7 0000 0000 1017 50
0c1f7 0000 0000 0017 50
0e000 0000 0000 0017 50
1e000 0000 0000 0017 50
0e000 0000 0000 0007 50
0e000 0000 0000 0007 50
0e000 0000 0000 0007 40
0e000 0000 0000 0005 40
0e000 0000 0000 0004 40
0e000 0000 0000 0004 00
0e000 0001 0000 0000 00
0e001 0001 0000 0000 00
1e001 0001 0000 0000 00
0e001 0001 0000 0000 00
0e001 0000 0000 0000 01
0e001 0000 0000 0000 01
1e001 0000 0000 0000 01
0e001 0001 0000 0000 00
0e001 0000 0000 0000 00
0e001 0000 0000 0000 01
1e001 0000 0000 0000 01
Stopped at time : 165 ns : File "F/ OTHER /
ISim>
```

5. Timer Generator

```
48     initial
49         $monitor ("%h %h %h %h", rst_n, E, clk, step);
50     initial begin
51         // Initialize Inputs
52         rst_n = 0;
53         E = 0;
54         #3;
55         E=1;
56         rst_n=1;
57         // Add stimulus here
58         #100 $finish;
59     end
60     always begin
61         #5 clk<=0;
62         #5 clk<=1;
63     end
```

behavioral

run all

Simulator is doing circuit initialization process.

Finished circuit initialization process.

```
00x0
11x0
1100
1111
1101
1112
1102
1113
1103
1110
1100
1111
1101
1112
1102
1113
1103
1110
1100
1111
1101
1112
1102
1113
1103
1110
1100
1111
1101
1112
Stopped at time : 103 ns : File "F:/ OTHER
```

post-route

run all

Simulator is doing circuit initialization process.

INFO: SDF backannotation was successful with SDF file netgen/par/timer_generator_timesim.sdf, for root module /

Finished circuit initialization process.

```
00xx
00xX
00x0
11x0
1100
1110
1111
1101
1111
1110
1112
1102
1112
1113
1103
1113
1112
1110
1100
1110
1111
1101
1111
1110
1112
1102
1112
1113
1103
1113
1112
1110
1100
1110
1111
1101
1111
1110
1112
Stopped at time : 1030 ns : File "F:/ OTHER /FPGA test/FPGA_hw2/CPU_16b/Timer_generator_tb.v" Line 58
```

ISim>

6. Program Counter

```
37     initial begin
38         $monitor("1:%h,2:%h,3:%h,4:%h",Ext,addr,en,C0_J1);
39         #1;
40         rst_n=1;
41         testPC(16'h0000,0);
42         testPC(16'h0001,0);
43         testPC(16'h0001,0);
44         testPC(16'h0001,0);
45         testPC(16'h0001,0);
46         testPC(16'h0000,1);
47         testPC(16'h0001,0);
48         $finish;
49     end
50     task testPC();
51         input [15:0] ad;
52         input inc_jump;
53         begin
54             @(posedge clk) en=1;
55             C0_J1 = inc_jump;
56             Ext = ad;
57             en=1;
58             @(posedge clk);
59             #1 en=0;
60             #30;
61         end
62     endtask
63     always #5 clk = ~clk;
```

behavioral

run all
Simulator is doing circuit initialization process.
Finished circuit initialization process.

1:0000,2:0000,3:0,4:0
1:0000,2:0000,3:1,4:0
1:0000,2:0000,3:0,4:0
1:0001,2:0000,3:1,4:0
1:0001,2:0001,3:1,4:0
1:0001,2:0001,3:0,4:0
1:0001,2:0001,3:1,4:0
1:0001,2:0002,3:1,4:0
1:0001,2:0002,3:0,4:0
1:0001,2:0002,3:1,4:0
1:0001,2:0003,3:1,4:0
1:0001,2:0003,3:0,4:0
1:0001,2:0003,3:1,4:0
1:0001,2:0004,3:1,4:0
1:0001,2:0004,3:0,4:0
1:0000,2:0004,3:1,4:1
1:0000,2:0000,3:1,4:1
1:0000,2:0000,3:0,4:1
1:0001,2:0000,3:1,4:0
1:0001,2:0001,3:1,4:0
1:0001,2:0001,3:0,4:0
1:0001,2:0008,3:1,4:0
1:0001,2:0008,3:0,4:0
1:0000,2:0008,3:1,4:1
1:0000,2:0000,3:1,4:1
1:0000,2:0000,3:0,4:1
1:0001,2:0000,3:1,4:0
1:0001,2:0001,3:1,4:0
1:0001,2:0003,3:1,4:0
1:0001,2:0002,3:1,4:0
1:0001,2:0002,3:0,4:0

Stopped at time : 3460 ns : [File "F:/ OTHER /FPGA test/FPGA_hw2/CPU_16](#)

post-route

run all
Simulator is doing circuit initialization process.
INFO: SDF backannotation was successful with SDF file netgen/par/
Finished circuit initialization process.

1:0000,2:xxxx,3:0,4:0
1:0000,2:xxXx,3:0,4:0
1:0000,2:xxXX,3:0,4:0
1:0000,2:xxXX,3:0,4:0
1:0000,2:xxXX,3:0,4:0
1:0000,2:xxXX,3:0,4:0
1:0000,2:xxXX,3:0,4:0
1:0000,2:xxX0,3:0,4:0
1:0000,2:xxX0,3:0,4:0
1:0000,2:xxX0,3:0,4:0
1:0000,2:xxX0,3:0,4:0
1:0000,2:xxX0,3:0,4:0
1:0000,2:x000,3:0,4:0
1:0000,2:X000,3:0,4:0
1:0000,2:X000,3:0,4:0
1:0000,2:X000,3:0,4:0
1:0000,2:0000,3:0,4:0
1:0000,2:0000,3:1,4:0
1:0000,2:0000,3:0,4:0
1:0001,2:0000,3:1,4:0
1:0001,2:0001,3:1,4:0
1:0001,2:0003,3:1,4:0
1:0001,2:0002,3:1,4:0
1:0001,2:0002,3:0,4:0
1:0001,2:0002,3:1,4:0
1:0001,2:0003,3:1,4:0
1:0001,2:0007,3:1,4:0
1:0001,2:0005,3:1,4:0
1:0001,2:0004,3:1,4:0
1:0001,2:0004,3:0,4:0
1:0001,2:0004,3:1,4:0
1:0001,2:0005,3:1,4:0
1:0001,2:0007,3:1,4:0
1:0001,2:0006,3:1,4:0
1:0001,2:0006,3:0,4:0
1:0001,2:0006,3:1,4:0
1:0001,2:0007,3:1,4:0
1:0001,2:0003,3:1,4:0
1:0001,2:0001,3:1,4:0
1:0001,2:0000,3:1,4:0
1:0001,2:0008,3:1,4:0
1:0001,2:0008,3:0,4:0
1:0000,2:0008,3:1,4:1
1:0000,2:0000,3:1,4:1
1:0000,2:0000,3:0,4:1
1:0001,2:0000,3:1,4:0
1:0001,2:0001,3:1,4:0
1:0001,2:0003,3:1,4:0
1:0001,2:0002,3:1,4:0
1:0001,2:0002,3:0,4:0

Stopped at time : 3460 ns : [File "F:/ OTHER /FPGA test/FPGA_1](#)
ISim>

7. 256x16 Memory

```
44 initial begin
45     clk=0;
46     $monitor("address=%h,mem_out=%h,",address,data_out);
47     #20;
48     for(i=0;i<=8'h0f;i=i+1)
49         write_memory(i[7:0],i[15:0]);
50     for(i=0;i<=8'h0f;i=i+1)
51         #5 read_memory(i[7:0]);
52
53     $finish;
54 end
55 always #5 clk = ~clk;
56 task write_memory();
57     input [7:0] addr;
58     input [15:0] din;
59     begin
60         Wen<=1;
61         address <= addr;
62         data_in <= din;
63         #5 @(posedge clk);
64         Wen <= 0;
65         #10;
66     end
67 endtask
68 task read_memory();
69     input [7:0] addr;
70     begin
71         address <= addr;
72         @(posedge clk);
73         //$display("read:");
74     end
75 endtask
```

behavioral

run all
Simulator is doing circuit initialization process.
Finished circuit initialization process.

address=xx,mem_out=xxxx,
address=00,mem_out=xxxx,
address=00,mem_out=0000,
address=01,mem_out=xxxx,
address=01,mem_out=0001,
address=02,mem_out=xxxx,
address=02,mem_out=0002,
address=03,mem_out=xxxx,
address=03,mem_out=0003,
address=04,mem_out=xxxx,
address=04,mem_out=0004,
address=05,mem_out=xxxx,
address=05,mem_out=0005,
address=06,mem_out=xxxx,
address=06,mem_out=0006,
address=07,mem_out=xxxx,
address=07,mem_out=0007,
address=08,mem_out=xxxx,
address=08,mem_out=0008,
address=09,mem_out=xxxx,
address=09,mem_out=0009,
address=0a,mem_out=xxxx,
address=0a,mem_out=000a,
address=0b,mem_out=xxxx,
address=0b,mem_out=000b,
address=0c,mem_out=xxxx,
address=0c,mem_out=000c,
address=0d,mem_out=xxxx,
address=0d,mem_out=000d,
address=0e,mem_out=xxxx,
address=0e,mem_out=000e,
address=0f,mem_out=xxxx,
address=0f,mem_out=000f,
address=00,mem_out=0000,
address=01,mem_out=0001,
address=02,mem_out=0002,
address=03,mem_out=0003,
address=04,mem_out=0004,
address=05,mem_out=0005,
address=06,mem_out=0006,
address=07,mem_out=0007,
address=08,mem_out=0008,
address=09,mem_out=0009,
address=0a,mem_out=000a,
address=0b,mem_out=000b,
address=0c,mem_out=000c,
address=0d,mem_out=000d,
address=0e,mem_out=000e,
address=0f,mem_out=000f,

Stopped at time : 4950 ns : [File "F:/ OTHER /FPGA test/FPGA_hw2/CPU_16b/Memory_256x16_tb.v" Line 53](#)
ISim>


```
address=03,mem_out=0002,  
address=03,mem_out=0003,  
address=04,mem_out=0003,  
address=04,mem_out=0001,  
address=04,mem_out=0005,  
address=04,mem_out=0004,  
address=05,mem_out=0004,  
address=05,mem_out=0005,  
address=06,mem_out=0005,  
address=06,mem_out=0007,  
address=06,mem_out=0006,  
address=07,mem_out=0006,  
address=07,mem_out=0007,  
address=08,mem_out=0007,  
address=08,mem_out=0005,  
address=08,mem_out=000d,  
address=08,mem_out=0009,  
address=08,mem_out=0008,  
address=09,mem_out=0008,  
address=09,mem_out=0009,  
address=0a,mem_out=0009,  
address=0a,mem_out=000b,  
address=0a,mem_out=000a,  
address=0b,mem_out=000a,  
address=0b,mem_out=000b,  
address=0c,mem_out=000b,  
address=0c,mem_out=0009,  
address=0c,mem_out=000d,  
address=0c,mem_out=000c,  
address=0d,mem_out=000c,  
address=0d,mem_out=000d,  
address=0e,mem_out=000d,  
address=0e,mem_out=000f,  
address=0e,mem_out=000e,  
address=0f,mem_out=000e,  
address=0f,mem_out=000f,
```

Memory post-route

Stopped at time : 4950 ns : [File "F:/ OTHER /FPGA test/FPGA_hw2/CPU_16b/Memory_256x16_tb.v" Line 53](#)

ISim> |



8. Register File + ALU

```
65     initial begin
66         clk=0;
67         rst_n=0;
68         for(i=0;i<8;i=i+1)
69             testarr[i]<=16'h0;
70         write_en=0;
71         #1 rst_n=1;
72         #5 write_register(3'b010,16'h1278);
73         write_register(3'b011,16'h2401);
74         write_register(3'b101,16'h2121);
75         write_register(3'b110,16'h6792);
76         write_register(3'b111,16'h6662);
77         #20 test_adder(3'b001,3'b101,1); //1
78         test_adder(3'b000,3'b111,0); //2
79         test_adder(3'b101,3'b110,1); //3
80         test_adder(3'b011,3'b001,0); //4
81         test_adder(3'b011,3'b101,1); //5
82         test_adder(3'b001,3'b110,0); //6
83         #20 alu_B_in=5'h5;imm_B=1;
84         readA = 3'b101;LHI=1;logicm=0;
85         #10 $display("%h",S_out);
86         alu_B_in=5'h5;imm_B=1;
87         readA = 3'b010;LHI=1;logicm=0;
88         #10 $display("%h",S_out);
89         alu_B_in=5'h5;imm_B=1;
90         readA = 3'b011;LHI=1;logicm=0;
91         #10 $display("%h",S_out);
92         $finish;
93     end
94     task write_register();
95         input [2:0] sel;
96         input [15:0] D;
97         begin
98             write_sel <= sel;
99             D_in <= D;
100             write_en <= 1;
101             testarr[sel] <= D;
102             #15 write_en = 0;
103         end
104     endtask
```



```

105 always@(posedge clk)
106     if (write_en==1)
107         $display("R%lh = %4h",write_sel,D_in);
108 always #5 clk = ~clk;
109 task test_adder();
110     input [2:0] a;
111     input [2:0] b;
112     input op;
113     begin
114         LHI=0;
115         imm_B=0;
116         logicm=0;
117         $display($time);
118         readA=a;
119         readB=b;
120         add_sub01=op;
121         if(op==0)begin
122             S = testarr[a]+testarr[b];
123             #5 $display("R%ld+R%ld,S_tb=%4h, S_out=%4h",a,b,S,S_out);
124             tV2 = testarr[b];
125         end
126         else begin
127             bf = ~testarr[b];
128             S = testarr[a]+bf+1;
129             tV2 = bf;
130             #5 $display("R%ld-R%ld,S_tb=%4h, S_out=%4h",a,b,S,S_out);
131         end
132         tn = S[15];
133         tz = (S[15:0]==0)? 1:0;
134         tc = S[16];
135         tV1 = testarr[a];
136         tv = (tV1[15]!=tV2[15]||S[15]==tV1[15])? 0:1;
137         $display("tb:NZCV=%1b%1b%1b%1b",tn,tz,tc,tv);
138         $display("sch:NZCV=%1b%1b%1b%1b",N,Z,C,V);
139     end
140 endtask

```


RF+ALU behavioral

```
# run all
Simulator is doing circuit initialization process.
Finished circuit initialization process.
R2 = 1278
R3 = 2401
R3 = 2401
R5 = 2121
R6 = 6792
R6 = 6792
R7 = 6662

101
R1-R5,S_tb=0dedf, S_out=dedf
tb.NZCV=1000
sch.NZCV=1000

106
R0+R7,S_tb=06662, S_out=6662
tb.NZCV=0000
sch.NZCV=0000

111
R5-R6,S_tb=0b98f, S_out=b98f
tb.NZCV=1000
sch.NZCV=1000

116
R3+R1,S_tb=02401, S_out=2401
tb.NZCV=0000
sch.NZCV=0000

121
R3-R5,S_tb=102e0, S_out=02e0
tb.NZCV=0010
sch.NZCV=0010

126
R1+R6,S_tb=06792, S_out=6792
tb.NZCV=0000
sch.NZCV=0000
```

```
0521
0578
0501
Stopped at time : 181 ns : File "F:/
```

ISim>

RF+ALU post-route

```
# run all
Simulator is doing circuit initialization process.
INFO: SDF backannotation was successful with SDF file netgen/par/rl_alu_16bits_timesim.sdf, for root module //
Finished circuit initialization process.
R2 = 1278
R3 = 2401
R3 = 2401
R5 = 2121
R6 = 6792
R6 = 6792
R7 = 6662

101
R1-R5,S_tb=0dedf, S_out=dedf
tb.NZCV=1000
sch.NZCV=1000

106
R0+R7,S_tb=06662, S_out=6662
tb.NZCV=0000
sch.NZCV=0000

111
R5-R6,S_tb=0b98f, S_out=b98f
tb.NZCV=1000
sch.NZCV=1000

116
R3+R1,S_tb=02401, S_out=2401
tb.NZCV=0000
sch.NZCV=0000

121
R3-R5,S_tb=102e0, S_out=02e0
tb.NZCV=0010
sch.NZCV=0010

126
R1+R6,S_tb=06792, S_out=6792
tb.NZCV=0000
sch.NZCV=0000
0521
0578
0501
Stopped at time : 1810 ns : File "F:/ OTHER /FPGA test/FPGA\_hw2/CPU\_16b/ALU\_plus\_RF\_tb.v" Line 92
ISim>
```

9. Register File

```
68     initial begin
69         #5;
70         for(i=0;i<8;i=i+1)begin
71             readA = i[2:0];
72             readB = i[2:0];
73             #2;
74         end
75         write_register(3'b010,16'h1278);
76         write_register(3'b011,16'h2401);
77         write_register(3'b101,16'h2121);
78         write_register(3'b110,16'h6792);
79         write_register(3'b111,16'h6662);
80         for(i=0;i<8;i=i+1)begin
81             readA = i[2:0];
82             readB = i[2:0];
83             #5;
84         end
85         $finish;
86     end
87     task write_register();
88         input [2:0] sel;
89         input [15:0] D;
90         begin
91             w_sel <= sel;
92             D_in <= D;
93             load <= 1;
94             #15 load = 0; // #15
95         end
96     endtask
97     always@(posedge clk)
98         if (load==1)
99             $display("R%1h = %4h",w_sel,D_in);
100     always #5 clk = ~clk; // #5
```

behavioral

run all

Simulator is doing circuit initialization process.

Finished circuit initialization process.

```
1 readA=x,out_A=xxxx,readB=x,out_B=xxxx
5 readA=0,out_A=0000,readB=0,out_B=0000
7 readA=1,out_A=0000,readB=1,out_B=0000
9 readA=2,out_A=0000,readB=2,out_B=0000
11 readA=3,out_A=0000,readB=3,out_B=0000
13 readA=4,out_A=0000,readB=4,out_B=0000
15 readA=5,out_A=0000,readB=5,out_B=0000
17 readA=6,out_A=0000,readB=6,out_B=0000
19 readA=7,out_A=0000,readB=7,out_B=0000
```

R2 = 1278

R2 = 1278

R3 = 2401

R5 = 2121

R5 = 2121

R6 = 6792

R7 = 6662

```
85 readA=7,out_A=6662,readB=7,out_B=6662
```

R7 = 6662

```
96 readA=0,out_A=0000,readB=0,out_B=0000
101 readA=1,out_A=0000,readB=1,out_B=0000
106 readA=2,out_A=1278,readB=2,out_B=1278
111 readA=3,out_A=2401,readB=3,out_B=2401
116 readA=4,out_A=0000,readB=4,out_B=0000
121 readA=5,out_A=2121,readB=5,out_B=2121
126 readA=6,out_A=6792,readB=6,out_B=6792
131 readA=7,out_A=6662,readB=7,out_B=6662
```

Stopped at time : 1360 ns : [File "E:/FPGA 11001/Eight RegisterF/Eight RegisterF sch.tb.v" Line 85](#)

RF post-route

run all

Simulator is doing circuit initialization process.

INFO: SDF backannotation was successful with SDF file netgen/par/registerfile_16bits_timesim

Finished circuit initialization process.

```
1 readA=x,out_A=0000,readB=x,out_B=0000
5 readA=0,out_A=0000,readB=0,out_B=0000
7 readA=1,out_A=0000,readB=1,out_B=0000
9 readA=2,out_A=0000,readB=2,out_B=0000
11 readA=3,out_A=0000,readB=3,out_B=0000
13 readA=4,out_A=0000,readB=4,out_B=0000
15 readA=5,out_A=0000,readB=5,out_B=0000
17 readA=6,out_A=0000,readB=6,out_B=0000
19 readA=7,out_A=0000,readB=7,out_B=0000
```

R2 = 1278
R2 = 1278
R3 = 2401
R5 = 2121
R5 = 2121
R6 = 6792
R7 = 6662

```
86 readA=7,out_A=0200,readB=7,out_B=0000
86 readA=7,out_A=0220,readB=7,out_B=0000
86 readA=7,out_A=0260,readB=7,out_B=0000
86 readA=7,out_A=4260,readB=7,out_B=0000
86 readA=7,out_A=4260,readB=7,out_B=0200
86 readA=7,out_A=4260,readB=7,out_B=2200
86 readA=7,out_A=4260,readB=7,out_B=2240
86 readA=7,out_A=4260,readB=7,out_B=2260
86 readA=7,out_A=4262,readB=7,out_B=2260
86 readA=7,out_A=6262,readB=7,out_B=2260
86 readA=7,out_A=6262,readB=7,out_B=6260
86 readA=7,out_A=6662,readB=7,out_B=6260
86 readA=7,out_A=6662,readB=7,out_B=6660
86 readA=7,out_A=6662,readB=7,out_B=6662
```

R7 = 6662

```
96 readA=0,out_A=6662,readB=0,out_B=6662
97 readA=0,out_A=6642,readB=0,out_B=6662
97 readA=0,out_A=6642,readB=0,out_B=6642
97 readA=0,out_A=6642,readB=0,out_B=6242
97 readA=0,out_A=6602,readB=0,out_B=6242
97 readA=0,out_A=6602,readB=0,out_B=6002
97 readA=0,out_A=6202,readB=0,out_B=6002
97 readA=0,out_A=6002,readB=0,out_B=6002
97 readA=0,out_A=6002,readB=0,out_B=2002
97 readA=0,out_A=6000,readB=0,out_B=2002
97 readA=0,out_A=2000,readB=0,out_B=2002
97 readA=0,out_A=2000,readB=0,out_B=0002
97 readA=0,out_A=2000,readB=0,out_B=0000
97 readA=0,out_A=0000,readB=0,out_B=0000
101 readA=1,out_A=0000,readB=1,out_B=0000
106 readA=2,out_A=0000,readB=2,out_B=0000
107 readA=2,out_A=0020,readB=2,out_B=0000
107 readA=2,out_A=0020,readB=2,out_B=0020
107 readA=2,out_A=0030,readB=2,out_B=0020
107 readA=2,out_A=0070,readB=2,out_B=0020
107 readA=2,out_A=0070,readB=2,out_B=0060
107 readA=2,out_A=0070,readB=2,out_B=0070
107 readA=2,out_A=0070,readB=2,out_B=0270
107 readA=2,out_A=0078,readB=2,out_B=0270
107 readA=2,out_A=0278,readB=2,out_B=0270
107 readA=2,out_A=1278,readB=2,out_B=0270
107 readA=2,out_A=1278,readB=2,out_B=1270
107 readA=2,out_A=1278,readB=2,out_B=1278
111 readA=3,out_A=1278,readB=3,out_B=1278
112 readA=3,out_A=1258,readB=3,out_B=1278
112 readA=3,out_A=1248,readB=3,out_B=1278
112 readA=3,out_A=1208,readB=3,out_B=1258
112 readA=3,out_A=1208,readB=3,out_B=1248
112 readA=3,out_A=1209,readB=3,out_B=1248
112 readA=3,out_A=1209,readB=3,out_B=1208
112 readA=3,out_A=1201,readB=3,out_B=1208
112 readA=3,out_A=1601,readB=3,out_B=1208
112 readA=3,out_A=1601,readB=3,out_B=1008
112 readA=3,out_A=1401,readB=3,out_B=1008
112 readA=3,out_A=1401,readB=3,out_B=1408
112 readA=3,out_A=1401,readB=3,out_B=1409
112 readA=3,out_A=1401,readB=3,out_B=3409
```

```
112 readA=3,out_A=1401,readB=3,out_B=3401
112 readA=3,out_A=0401,readB=3,out_B=3401
112 readA=3,out_A=2401,readB=3,out_B=3401
112 readA=3,out_A=2401,readB=3,out_B=2401
116 readA=4,out_A=2401,readB=4,out_B=2401
117 readA=4,out_A=2401,readB=4,out_B=2001
117 readA=4,out_A=2400,readB=4,out_B=2001
117 readA=4,out_A=2000,readB=4,out_B=2001
117 readA=4,out_A=2000,readB=4,out_B=2000
117 readA=4,out_A=2000,readB=4,out_B=0000
117 readA=4,out_A=0000,readB=4,out_B=0000
121 readA=5,out_A=0000,readB=5,out_B=0000
122 readA=5,out_A=0020,readB=5,out_B=0000
122 readA=5,out_A=0020,readB=5,out_B=0020
122 readA=5,out_A=0021,readB=5,out_B=0020
122 readA=5,out_A=0121,readB=5,out_B=0020
122 readA=5,out_A=0121,readB=5,out_B=0120
122 readA=5,out_A=0121,readB=5,out_B=0121
122 readA=5,out_A=0121,readB=5,out_B=2121
122 readA=5,out_A=2121,readB=5,out_B=2121
126 readA=6,out_A=2121,readB=6,out_B=2121
127 readA=6,out_A=2101,readB=6,out_B=2121
127 readA=6,out_A=2101,readB=6,out_B=2101
127 readA=6,out_A=2101,readB=6,out_B=2501
127 readA=6,out_A=2100,readB=6,out_B=2501
127 readA=6,out_A=2100,readB=6,out_B=2581
127 readA=6,out_A=2110,readB=6,out_B=2581
127 readA=6,out_A=2190,readB=6,out_B=2581
127 readA=6,out_A=2190,readB=6,out_B=2781
127 readA=6,out_A=2190,readB=6,out_B=2791
127 readA=6,out_A=2590,readB=6,out_B=2791
127 readA=6,out_A=2592,readB=6,out_B=2791
127 readA=6,out_A=2792,readB=6,out_B=2791
127 readA=6,out_A=2792,readB=6,out_B=2790
127 readA=6,out_A=2792,readB=6,out_B=6790
127 readA=6,out_A=2792,readB=6,out_B=6792
127 readA=6,out_A=6792,readB=6,out_B=6792
131 readA=7,out_A=6792,readB=7,out_B=6792
132 readA=7,out_A=67b2,readB=7,out_B=6792
132 readA=7,out_A=67a2,readB=7,out_B=6792
132 readA=7,out_A=67a2,readB=7,out_B=67b2
132 readA=7,out_A=67e2,readB=7,out_B=67b2
132 readA=7,out_A=67e2,readB=7,out_B=67a2
132 readA=7,out_A=67e2,readB=7,out_B=6722
132 readA=7,out_A=6762,readB=7,out_B=6722
132 readA=7,out_A=6762,readB=7,out_B=6762
132 readA=7,out_A=6662,readB=7,out_B=6762
132 readA=7,out_A=6662,readB=7,out_B=6662
```

Stopped at time : 1360 ns : [File "F:/ OTHER /FPGA test/FPGA_hw2/CPU_16b/Eight ISim> |](#)

10. ALU

```
40 initial begin
41     test_adder(16'd30000,16'd20000,1); //1
42     test_adder(16'd30000,16'd20000,0); //2
43     test_adder(16'd6666,16'd6666,1); //3
44     test_adder(16'd7777,16'd7777,0); //4
45     test_adder(16'd32767,16'd1,0); //5
46     test_adder(16'h8000,16'h0001,1); //6
47     test_adder(16'h8000,16'h0001,0); //7
48     $finish;
49 end
50 reg [16:0] S;
51 reg tn,tz,tc,tv;
52 task test_adder();
53     input [15:0] a;
54     input [15:0] b;
55     input op;
56     begin
57         $display($time);
58         A=a;B=b;add_sub01=op;
59         if(op==0)begin
60             S=a+b;
61             #5 $display("a+b=%5h, C=%1b,S_out=%4h",S,C,S_out);
62         end
63         else begin
64             b=~b;
65             S=a+b+op;
66             #5 $display("a-b=%5h, C=%1b,S_out=%4h",S,C,S_out);
67         end
68         tn = S[15];
69         tz = (S[15:0]==0)? 1:0;
70         tc = S[16];
71         tv = (a[15]!=b[15]||S[15]==a[15])? 0:1;
72         $display("tb:NZCV=%1b%1b%1b%1b",tn,tz,tc,tv);
73         $display("sch:NZCV=%1b%1b%1b%1b",N,Z,C,V);
74     end
75 endtask
```

ALU behavioral

```
# run all
Simulator is doing circuit initialization process.
0
Finished circuit initialization process.
a-b=12710, C=1,S_out=2710
tb:NZCV=0010
sch:NZCV=0010
5
a+b=0c350, C=0,S_out=c350
tb:NZCV=1001
sch:NZCV=1001
10
a-b=10000, C=1,S_out=0000
tb:NZCV=0110
sch:NZCV=0110
15
a+b=03cc2, C=0,S_out=3cc2
tb:NZCV=0000
sch:NZCV=0000
20
a+b=08000, C=0,S_out=8000
tb:NZCV=1001
sch:NZCV=1001
25
a-b=17fff, C=1,S_out=7fff
tb:NZCV=0011
sch:NZCV=0011
30
a+b=08001, C=0,S_out=8001
tb:NZCV=1000
sch:NZCV=1000
Stopped at time : 35 ns : File "F:/ OTHER /FPGA test/FPGA\_hw2/CPU\_16b/ALU\_16b\_tb.v" Line 48
ISim> |
```

ALU post-route

```
# run all
Simulator is doing circuit initialization process.
INFO: SDF backannotation was successful with SDF file netgen/par/alu_16bits_timesim.sdf, for root module
0
Finished circuit initialization process.
a-b=12710, C=1,S_out=2710
tb:NZCV=0010
sch:NZCV=0010
5
a+b=0c350, C=0,S_out=c350
tb:NZCV=1001
sch:NZCV=1001
10
a-b=10000, C=1,S_out=0000
tb:NZCV=0110
sch:NZCV=0110
15
a+b=03cc2, C=0,S_out=3cc2
tb:NZCV=0000
sch:NZCV=0000
20
a+b=08000, C=0,S_out=8000
tb:NZCV=1001
sch:NZCV=1001
25
a-b=17fff, C=1,S_out=7fff
tb:NZCV=0011
sch:NZCV=0011
30
a+b=08001, C=0,S_out=8001
tb:NZCV=1000
sch:NZCV=1000
Stopped at time : 350 ns : File "F:/ OTHER /FPGA test/FPGA\_hw2/CPU\_16b/ALU\_16b\_tb.v" Line 48
ISim> |
```


11. Full adder

```
44     initial
45         $monitor ("%h %h %h %h %h", A, B, C_in, S, C_out);
46     integer i;
47     initial begin
48         A = 0;
49         B = 0;
50         C_in = 0;
51         for (i=0; i<8; i=i+1)
52             #10 {C_in, B, A} = i;
53
54         #20 $finish;
55     end
```

behavioral

```
# run all
Simulator is doing circuit initialization process.
Finished circuit initialization process.
00000
10010
01010
11001
00110
10101
01101
11111
Stopped at time : 100 ns : File "F:/ OTHER /FPGA test/FPGA\_hw2/CPU\_16b/full\_addr\_tb.v" Line 54
```

post-route

```
# run all
Simulator is doing circuit initialization process.
INFO: SDF backannotation was successful with SDF file netgen/par/full_adder_timesim.sdf, for root module
Finished circuit initialization process.
000xx
0000x
00000
10000
10010
01010
11010
11000
11001
00101
00111
00110
10110
10100
10101
01101
11101
11111
Stopped at time : 100 ns : File "F:/ OTHER /FPGA test/FPGA\_hw2/CPU\_16b/full\_addr\_tb.v" Line 54
ISim> |
```

12. 3to8 decoder

```
13 initial begin
14     E<=1;
15     for (i=0;i<8;i=i+1)begin
16         encode<=i[2:0];
17         #10;
18     end
19     $finish;
20 end
21 initial begin
22     $monitor($realtime,"encode=3'b%b decode=3'b%b",encode,decode);
23 end
24
25 endmodule
```

behavioral

```
# run all
Simulator is doing circuit initialization process.
Finished circuit initialization process.
0encode=3'b000 decode=3'b00000001
10encode=3'b001 decode=3'b00000010
20encode=3'b010 decode=3'b00000100
30encode=3'b011 decode=3'b00001000
40encode=3'b100 decode=3'b00010000
50encode=3'b101 decode=3'b00100000
60encode=3'b110 decode=3'b01000000
70encode=3'b111 decode=3'b10000000
Stopped at time : 80 ns : File "F:/ OTHER /FPGA test/FPGA\_hw2/CPU\_16b/d3to8\_tb.v" Line 19
ISim>
```

post-route

```
# run all
Simulator is doing circuit initialization process.
INFO: SDF backannotation was successful with SDF file netgen/par/decoder_ntom_timesim.sdf, for ro
Finished circuit initialization process.
0encode=3'b000 decode=3'bx000000x
4.834encode=3'b000 decode=3'bx000000x
4.965encode=3'b000 decode=3'bx0x0000x
5.024encode=3'b000 decode=3'bx0x00001
5.057encode=3'b000 decode=3'bx0x00001
5.074encode=3'b000 decode=3'bx0x00001
5.108encode=3'b000 decode=3'bx0000x001
5.133encode=3'b000 decode=3'b0000x001
5.293encode=3'b000 decode=3'b00000001
10encode=3'b001 decode=3'b00000001
15.77encode=3'b001 decode=3'b00000000
15.949encode=3'b001 decode=3'b000000010
20encode=3'b010 decode=3'b00000010
25.949encode=3'b010 decode=3'b000000000
26.245encode=3'b010 decode=3'b00000100
30encode=3'b011 decode=3'b00000100
36.245encode=3'b011 decode=3'b000000000
36.459encode=3'b011 decode=3'b00001000
40encode=3'b100 decode=3'b00001000
45.932encode=3'b100 decode=3'b000000000
46.255encode=3'b100 decode=3'b00010000
50encode=3'b101 decode=3'b00010000
56.255encode=3'b101 decode=3'b000000000
56.537encode=3'b101 decode=3'b00100000
60encode=3'b110 decode=3'b00100000
65.943encode=3'b110 decode=3'b01100000
66.267encode=3'b110 decode=3'b01000000
70encode=3'b111 decode=3'b01000000
75.943encode=3'b111 decode=3'b000000000
76.113encode=3'b111 decode=3'b100000000
Stopped at time : 80 ns : File "F:/ OTHER /FPGA test/FPGA\_hw2/CPU\_16b/d3to8\_tb.v" Line 19
ISim>
```

13. 8to1 Multiplexer

```
59     initial
60         $monitor("%h %h %h %h %h %h %h %h %h %h %h", S0,
61             S1, S2, A0, A1, A2, A3, A4, A5, A6, A7);
62     initial begin
63         // Initialize Inputs
64         S2 = 0;
65         S1 = 0;
66         S0 = 0;
67         A7 = 0;
68         A6 = 0;
69         A5 = 0;
70         A4 = 0;
71         A3 = 0;
72         A2 = 0;
73         A1 = 0;
74         A0 = 0;
75         #10;
76         for(i=0;i<8;i=i+1)begin
77             #10 {S2,S1,S0} = i;
78             {A7,A6,A5,A4,A3,A2,A1,A0} = i<<(16*i+i);
79         end
80         #10 $finish;
81     end
82
83 endmodule
```

behavioral

```
# run all
Simulator is doing circuit initialization process.
Finished circuit initialization process.
0 0 0 0000 0000 0000 0000 0000 0000 0000 0000
1 0 0 0000 0002 0000 0000 0000 0000 0000 0000
0 1 0 0000 0000 0008 0000 0000 0000 0000 0000
1 1 0 0000 0000 0000 0018 0000 0000 0000 0000
0 0 1 0000 0000 0000 0000 0040 0000 0000 0000
1 0 1 0000 0000 0000 0000 0000 00a0 0000 0000
0 1 1 0000 0000 0000 0000 0000 0000 0180 0000
1 1 1 0000 0000 0000 0000 0000 0000 0380 0000
Stopped at time : 100 ns : File "F:/ OTHER /FPGA test/FPGA\_hw2/CPU\_16b/multiplexer\_16bit\_tb.v" Line 80
ISim>
```

post-route

```
# run all
Simulator is doing circuit initialization process.
INFO: SDF backannotation was successful with SDF file netgen/par/multiplexer_8to1_16bits_timesim.sdf, for root r
Finished circuit initialization process.
0 0 0 0000 0000 0000 0000 0000 0000 0000 0000
1 0 0 0000 0002 0000 0000 0000 0000 0000 0000
0 1 0 0000 0000 0008 0000 0000 0000 0000 0000
1 1 0 0000 0000 0000 0018 0000 0000 0000 0000
0 0 1 0000 0000 0000 0000 0040 0000 0000 0000
1 0 1 0000 0000 0000 0000 0000 00a0 0000 0000
0 1 1 0000 0000 0000 0000 0000 0000 0180 0000
1 1 1 0000 0000 0000 0000 0000 0000 0380 0000
Stopped at time : 100 ns : File "F:/ OTHER /FPGA test/FPGA\_hw2/CPU\_16b/multiplexer\_16bit\_tb.v" Line 80
ISim>
```


14. D-Filp Flop 16bits

```
35 initial
36     $monitor("%h %h %h %h %h",rst_n,E,clk,Din,Qout);
37 initial begin
38     rst_n=0;
39     E=1;
40     #3;
41     rst_n=1;
42     E=1;
43     Din=16'h1234;
44     #10 Din=16'h9867;
45     #10 Din=16'h5555;
46     #10 Din=16'hABCD;
47     #10 $finish;
48 end
49 always begin
50     #5 clk<=0;
51     #5 clk<=1;
52 end
```

behavioral

ISim>

run all

Simulator is doing circuit initialization process.

Finished circuit initialization process.

```
0 1 x xxxx 0000
1 1 x 1234 0000
1 1 0 1234 0000
1 1 1 1234 1234
1 1 1 9867 1234
1 1 0 9867 1234
1 1 1 9867 9867
1 1 1 5555 9867
1 1 0 5555 9867
1 1 1 5555 5555
1 1 1 abcd 5555
1 1 0 abcd 5555
1 1 1 abcd abcd
```

Stopped at time : 43 ns : [File "F:/ OTHER /FPGA test/FPGA_hw2/CPU_16b/DFF_16bits_tb.v" Line 47](#)

ISim> |

post-route

run all

Simulator is doing circuit initialization process.

INFO: SDF backannotation was successful with SDF file netgen/par/dff_16bits_timesim.sdf, for root module /

Finished circuit initialization process.

```
0 1 x xxxx xxxx
0 1 x xxxx xXx
0 1 x xxxx xXXx
0 1 x xxxx xXXx
0 1 x xxxx xXXX
0 1 x xxxx xXXX
0 1 x xxxx xXXX
0 1 x xxxx xXXX
0 1 x xxxx xXX0
0 1 x xxxx xXX0
0 1 x xxxx xXX0
0 1 x xxxx XXX0
0 1 x xxxx XXX0
0 1 x xxxx X0X0
0 1 x xxxx X000
0 1 x xxxx X000
0 1 x xxxx 0000
1 1 x 1234 0000
1 1 0 1234 0000
1 1 1 1234 0000
1 1 1 1234 0010
1 1 1 1234 0014
1 1 1 1234 0214
1 1 1 1234 0234
1 1 1 1234 1234
1 1 1 9867 1234
1 1 0 9867 1234
1 1 1 9867 1234
1 1 1 9867 1274
1 1 1 9867 1275
1 1 1 9867 1265
1 1 1 9867 1267
1 1 1 9867 1067
```

```
:1 1 1 9867 9067
:1 1 1 9867 9867
:1 1 1 5555 9867
:1 1 0 5555 9867
:1 1 1 5555 9867
:1 1 1 5555 9867
:1 1 1 5555 9967
:1 1 1 5555 9977
:1 1 1 5555 9d77
:1 1 1 5555 9d75
:1 1 1 5555 dd75
:1 1 1 5555 5d75
:1 1 1 5555 5575
:1 1 1 5555 5555
:1 1 1 abcd 5555
:1 1 0 abcd 5555
:1 1 1 abcd 5555
:1 1 1 abcd 5545
:1 1 1 abcd 5145
:1 1 1 abcd 514d
:1 1 1 abcd 51cd
:1 1 1 abcd 53cd
:1 1 1 abcd 13cd
:1 1 1 abcd 93cd
:1 1 1 abcd 9bcd
:1 1 1 abcd bbcd
:1 1 1 abcd abcd
```

Stopped at time : 430 ns : [File "F:/ OTHER /FPGA test/FPGA_hw2/CPU_16b/DFF_16bits_tb.v" Line 47](#)

ISim>

Complete Computer

Write a Verilog HDL module to describe the complete 16-bit RISC computer.

Write a test bench to make sure that your design is correct.

1. Find the minimum and maximum from two numbers in memory.
2. Add two numbers in memory and store the result in another memory location.
3. Add ten numbers in consecutive memory locations.
4. Mov a memory block of N words from one place to another.

除了程式機械碼，將在 Memory 30H~39H 間寫入以下資料，固定使用。



```
117      write_mem(16'h30,16'h47) ; // data (30h, 47h)
118      write_mem(16'h31,16'h80) ; // data (31h, 80h)
119      write_mem(16'h32,16'h42) ; // data (32h, 42h)
120      write_mem(16'h33,16'h77) ; // data (33h, 77h)
121      write_mem(16'h34,16'hf5) ; // data (34h, f5h)
122      write_mem(16'h35,16'h33) ; // data (35h, 33h)
123      write_mem(16'h36,16'h66) ; // data (36h, 66h)
124      write_mem(16'h37,16'h12) ; // data (37h, 12h)
125      write_mem(16'h38,16'h35) ; // data (38h, 35h)
126      write_mem(16'h39,16'h87) ; // data (39h, 87h)
```





1. Find the minimum and maximum from two numbers in memory

	A	B	C	D	E	F
1	HEX	label	ASSEMBLY	COMMAND		
2	0		LLI R0,#30H	00010_000_00110000		
3	1		LLI R1,#37H	00010_001_00110111		
4	2		LLI R2,#255	00010_010_11111111		
5	3		LHI R2,#7FH	00001_010_01111111		
6	4		LLI R3,#0	00010_011_00000000		
7	5	lab0	LDR R4,R0,#0	00011_100_000_00000		
8	6		CMP R2,R4	00110_000_010_100_01		
9	7		BCC lab1	11000011_00000010		
10	8		MOV R2,R4	01011_010_100_00000		
11	9	lab1	CMP R3,R4	00110_000_011_100_01		
12	a		BCS lab2	11000010_00000010		
13	b		MOV R3,R4	01011_011_100_00000		
14	c	lab2	ADDI R0,R0,#1	00111_000_000_00001		
15	d		CMP R1,R0	00110_000_001_000_01		
16	e		BNE lab0	11000001_11110111		
17	f		OutR R2	11100_000_010_000_00		
18	10		OutR R3	11100_000_011_000_00		
19	11		HLT	11100_00000000_01		

behavioral



post-route





此程式將記憶體簡單讀 7 個 data 比較大小，47H，80H、42H、77H、F5H、33H、66H，做比大小，R2 為最小值，R3 為最大值，可以從波形圖看見 R2 為 33H，R3 為 F5H，結果正確。



2. Add two numbers in memory and store the result in memory location.

	A	K	L	M	N	O
1	HEX	label	ASSEMBLY		COMMAND	
2	0		LLI R0,#30H		00010_000_00110000	
3	1		LDR R3,R0,#0		00011_011_000_00000	
4	2		LDR R4,R0,#1		00011_100_000_00001	
5	3		ADD R2,R3,R4		00000_010_011_100_00	
6	4		STR R2,R0,#2		00101_010_000_00010	
7	5		LDR R1,R0,#2		00011_001_000_00010	
8	6		OutR R1		11100_000_001_000_00	
9	7		HLT		11100_000000000_01	

behavioral



post-route



此程式將記憶體讀兩個數值出來相加後存於另一個記憶體位置，將相加結果存入後，讀出並 OutR 觀看相加數值，可以從波形圖看見 47H add 80H，結果為 C7H，結果正確。

3. Add ten numbers in consecutive memory locations.

	A	T	U	V	W	X
1	HEX	label	ASSEMBLY		COMMAND	
2	0		LLI R0,#30H		00010_000_00110000	
3	1		LLI R2,#39H		00010_010_00111001	
4	2		LDR R1,R0,#0		00011_001_000_00000	
5	3	lab0	ADDI R0,R0,#1		00111_000_000_00001	
6	4		LDR R3,R0,#0		00011_011_000_00000	
7	5		ADD R1,R1,R3		00000_001_001_011_00	
8	6		CMP R2,R0		00110_000_010_000_01	
9	7		BNE lab0		11000001_11111100	
10	8		OutR R1		11100_000_001_000_00	
11	9		HLT		11100_000000000_01	

小算盤

≡ 程式設計人員

47 + 80 + 42 + 77 + F5 + 33 + 66 + 12 + 35 + 87 =

3DC



HEX 3DC

DEC 988



OCT 1 734

BIN 0011 1101 1100

behavioral



post-route





此程式將記憶體裡的十個數字做相加，47H、80H、42H、77H、F5H、33H、66H、12H、35H、87H 的相加結果為 3DCH，可從波形圖看見結果正確。



4. Mov a memory block of N words from one place to another.

	A	AC	AD	AE	AF	AG
1	HEX	label	ASSEMBLY		COMMAND	
2	0		LLI R1,#10		00010_001_00001010	
3	1		LLI R0, #30H		00010_000_00110000	
4	2		ADD R1,R0,R1		00000_001_000_001_00	
5	3	lab0	LDR R2,R0,#0		00011_010_000_00000	
6	4		STR R2,R0,#10		00101_010_000_01010	
7	5		ADDI R0,R0,#1		00111_000_000_00001	
8	6		CMP R1,R0		00110_000_001_000_01	
9	7		BNE lab0		11000001_11111100	
10	8		HLT		11100_000000000_01	

behavioral



post-route



此程式將記憶體中 N 個 word 當作 block 移動到其他位置，我讓組語 R1 為 N=10，波形圖可以看見 Instruction 的重複變化，來觀看確實完成正確的讀取寫入的迴圈。


Hardware Cost



Total number of LUTs 375

Total number of FFs 180

16-bits RISC CPU hardware cost

Device Utilization Summary				
Slice Logic Utilization	Used	Available	Utilization	Note(s)
Number of Slice Registers	180	126,800	1%	
Number used as Flip Flops	180			
Number used as Latches	0			
Number used as Latch-thrus	0			
Number used as AND/OR logics	0			
Number of Slice LUTs	375	63,400	1%	
Number used as logic	308	63,400	1%	
Number using O6 output only	271			
Number using O5 output only	0			
Number using O5 and O6	37			
Number used as ROM	0			
Number used as Memory	64	19,000	1%	
Number used as Dual Port RAM	0			
Number used as Single Port RAM	64			
Number using O6 output only	64			
Number using O5 output only	0			
Number using O5 and O6	0			
Number used as Shift Register	0			
Number used exclusively as route-thrus	3			
Number with same-slice register load	3			
Number with same-slice carry load	0			
Number with other load	0			
Number of occupied Slices	185	15,850	1%	
Number of LUT Flip Flop pairs used	477			
Number with an unused Flip Flop	301	477	63%	
Number with an unused LUT	102	477	21%	
Number of fully used LUT-FF pairs	74	477	15%	
Number of unique control sets	14			
Number of slice register sites lost to control set restrictions	12	126,800	1%	
Number of bonded IOBs	98	210	46%	

Discussion



1. Design entry

利用期中所完成的 Schematic 部分以 Verilog HDL 實現，但是因為我在期中作業 Schematic 部分，沒注意到 run post-route，而在執行下去後發現，波形整個 crush 了，因避免與上一次製作 Schematic 電路時一樣情況發生，我重新反省我的時序控制，避免資料 metastable，並在此期末作業 Verilog HDL 部份成功執行獲得正確結果。

2. Schematic & HDL

我在修此門 FPGA 系統設計實務中了解到，撰寫 HDL 時，必須了解每一行或每一段都將合成出什麼樣的電路，而此門課中我意識到我在以前寫 Verilog 的時候沒有去確定所有合成出的電路樣子，在做此期末作業的時候因為有期中作業的完成，在寫 Verilog 的時候就非常清楚在描述什麼電路，而功能也正常運行。不過我的總 Hardware Cost 並不相同，這讓我感到困惑，也讓我了解自己是在騙自己 HDL 的都跟 Schematic 部份一樣，而實質上不同，所以我還需要繼續精進能力才行。

3. Progress

在獲得錯誤的模擬結果時，我更加的快速在一堆錯誤訊號找到問題點，我想這是不斷的練習所獲得的成果。在期中 Schematic 部分發現 post-route 結果無法正確執行時我非常的低落，在大學依靠程式能力拿取高分的我，竟然無法做好與程式相關的課程，不過在整學期的課程中，了解到很多眉角，必須好好謝謝老師本學期的教學。

