APPLIED PHYSICS LETTERS VOLUME 80, NUMBER 4 28 JANUARY 2002

Amorphous silicon thin-film transistors and arrays fabricated by jet printing

W. S. Wong, a) S. Ready, R. Matusiak, S. D. White, J.-P. Lu, J. Ho, and R. A. Street Xerox Palo Alto Research Center, 3333 Coyote Hill Road, Palo Alto, California 94304

(Received 25 September 2001; accepted for publication 27 November 2001)

Phase-change wax-based printed masks, in place of conventional photolithography, were used to fabricate hydrogenated amorphous silicon thin-film transistors (TFTs). Wax-mask features with a minimum feature size of $\sim 20~\mu m$ were achieved using an acoustic-ink-printing process. Both discrete and matrix addressing structured bottom-gate TFTs with source-drain contacts overlapping the channel were created using a four-mask process. The TFTs had current-voltage characteristics comparable to photolithographically patterned devices, with mobility of 0.6-0.9 cm²/V s, threshold voltage of 2-3 V, and on/off ratios exceeding 10^7 for devices with channel lengths below 50 μ m. © 2002 American Institute of Physics. [DOI: 10.1063/1.1436273]

The fabrication of large-area thin-film transistor (TFT) arrays is relatively expensive due in large part to the cost and complexity of photolithographically-based processing techniques. These steps require large-area coverage of spin-on photoresist, pattern definition, resist pattern development, and definition of the underlying material by wet or dry chemical etching. In applications such as flat panel displays or imagers, simplifying and reducing these processes will result in reducing the fabrication cost for large-area arrays. One approach to simplification is by using direct-writing methods to define device or interconnect features on a substrate, replacing the more costly and complicated conventional photolithographic process.

Direct-write techniques have been demonstrated for fabricating organic/polymeric transistor and optoelectronic devices.²⁻⁵ Recently, the use of laser printed toner etch masks has also been demonstrated in fabricating hydrogenated amorphous silicon (a-Si:H) TFTs having a minimum feature size of several hundred microns.^{6–8} Although the process simplifies TFT fabrication, the laser printed feature size does not allow for reasonable resolution in a display or imager array. The use of ink-jetted liquids to directly write etch masks is a practical alternative to printed toner although jet printing also possesses inherent complexities. For example, when liquid drops are put onto a surface, the droplet configuration is largely determined by its wetting properties. Typically, small wetting angles are required to obtain good adhesion to a surface but this condition allows the liquid to spread and form relatively large features. On the other hand, if the liquid does not wet the surface due to its high surface energy, a large contact angle will form resulting in small drop features but having poor adhesion to the printed surface. Neither situation is desirable in semiconductor processing—the former increases the feature size and the latter gives unreliable patterning.

The use of a phase-change media circumvents many of these problems. A material slightly above its liquid/solid

phase transition temperature may be ejected from a jet-

printing nozzle; the droplet solidifies quickly upon contact onto a cooler surface. The feature size will then depend more on the cooling rate and less on the materials wetting properties since a frozen droplet can not spread. In this situation, the substrate temperature controls the printed feature size for materials having excellent wetting properties.

Although drop-on-demand jet printing of lowtemperature solders ($T_m < 300 \,^{\circ}$ C) have been reported, ⁹ direct writing of many metals is unrealistic due to their higher melting temperatures. For example, refractory metals such as Cr are commonly used as gate metals in TFT fabrication but the ejection of liquid Cr from a printhead would be impractical in conventional jet-printing processes. A more functional approach is to deposit the thin-film material by conventional techniques and subsequently use an etch-mask process to define the device structures. This letter describes a method for fabricating a-Si:H TFTs using jet-printed phasechange materials, in place of conventional photolithography, to define the mask features. The printed mask process described is capable of 20 μ m feature sizes, which can enable the fabrication of arrays with 200 μ m pixels.

Jet printing of the phase-change wax droplets, formed using an acoustic wave, was accomplished with a nozzleless printhead. 10 Droplet ejection is accomplished using bursts of focused acoustic energy to form a pressure wave to overcome the restraining force of the liquid surface tension. The resulting expelled droplet from the liquid surface can travel at a velocity of several meters per second with a droplet volume of 2-3 picoliters. By generating droplets in this fashion, an acoustic ink-jet printing (AIP) process capable of \sim 20 μ m minimum feature size was developed to generate the printed etch-mask patterns.

In addition to the small drop volumes afforded by the AIP process, printing of phase-change waxes permits additional feature size and print quality management via the substrate temperature. Figure 1 shows the variation of printed line features as a function of the glass substrate temperature. At 30 °C, the rapid cooling of the phase-change material as it comes in contact with the glass is evident from the optical micrograph image showing jagged edges outlining the individual droplets [Fig. 1(a)]. By raising the substrate tempera-




FIG. 1. Variation in print quality of AIP ejected phase-change wax as a function of substrate temperature. (a) $T_s = 30 \,^{\circ}\text{C}$, (b) $T_s = 40 \,^{\circ}\text{C}$, and (c) $T_s = 50 \,^{\circ}\text{C}$.

ture 10 °C [Fig. 1(b)], the wax cools more slowly allowing improved coalescence between subsequent droplets while minimizing the spreading of the line features. At 50 °C [Fig. 1(c)], the droplet spreading is more pronounced and print resolution is reduced due to a lower quench rate that results in significant feature spreading and contact between the two adjacent lines.

Insulated-gate thin-film transistors were fabricated on 4 in. glass substrates using a three-layer wax-mask process. Mask layers were used to define the gate metal, active device island, and source-drain metal contacts. A bottom-gate Cr electrode configuration was employed. First, a 100 nm thick Cr film was deposited onto glass that was then patterned using the Kemamide-based wax ejected from an AIP printhead. Next, a 300 nm thick Si₃N₄ layer followed by a 50 nm *a*-Si layer and a 200 nm Si₃N₄ layer were deposited over the Cr gate creating the Si₃N₄/a:Si/Si₃N₄ (NSN) device stack. Fixing the substrate position and offsetting the mask imagefile, which enabled layer-to-layer registration to within 10 μm, accomplished the mask alignment.

In patterning the active-device island features, the relatively high vapor pressure of the wax material presented a potential incompatibility within vacuum systems used for dry chemical etching of the top dielectric and the a-Si layer. To circumvent the problem, a sacrificial mask layer compatible with the dry-etch process and patterned by the printed wax masks was applied. In this step, an Al sacrificial mask layer was first deposited onto the NSN stack and defined by the printed wax. Following the removal of the wax mask with tetrahydrafuran, the active-device island feature was then formed by etching the NSN stack in a $\mathrm{CF_4/O_2}$ plasma using the patterned Al as an etch mask. The Al mask layer was then stripped to finish the island definition step.

Following the island definition, the top nitride layer was defined using a self-aligned process in which spin-on photoresist was applied onto the glass/Cr/gate/NSN-island structures. In this step, the mask aligner is bypassed by using back side blanket ultraviolet exposure through the transparent glass substrate to define the top nitride feature, self-aligned to the Cr gate. The top nitride was then etched away and a 100 nm thick n^+ Si layer was deposited followed by the Al source–drain contact metal deposition to complete the device stack. The source–drain metal was defined by printed mask patterning and the device was completed by removing the exposed n^+ Si layer by plasma etching using the source–drain contacts as etch masks. The process flow is shown in Fig. 2.

By using the process flow described in Fig. 2, TFT devices were fabricated and tested in comparison to transistors





FIG. 2. Process flow for fabricating the bottom-gate TFT structures: (a) pattern Cr film with wax masks, (b) etch Cr film and remove wax to define bottom-gate electrodes, (c) deposit NSN layer and pattern island feature with wax mask, (d) etch island feature and define top nitride layer, (e) deposit Al source/drain metal and pattern with wax mask, and (f) etch Al film and remove mask to define source/drain contacts.

made by conventional semiconductor device processing. These transistors had gate widths and lengths ranging from $40{\text -}370~\mu\text{m}$. The output characteristics of a TFT device with dimensions $W/L{\text =}370~\mu\text{m}/140~\mu\text{m}$ (40 μm overlap gap) fabricated by printed wax masks are shown in Fig. 3(a). The threshold voltage for these devices were measured to be ${\text \sim}2{\text -}3$ V with the gate voltage varied from 0 V to the maximum drain voltage, $V_D{\text =}15$ V. Figure 3(b) shows the transfer characteristics for devices with a $W/L{\text =}130~\mu\text{m}/40~\mu\text{m}$ (10 μ m overlap gap) having a measured mobility between 0.6 to 0.9 cm²/V s and an on/off ratio of 10^7 . Except for the slightly high gate leakage current, the resulting device per-






FIG. 3. (a) Output characteristics for a TFT device with dimension $W/L = 370 \ \mu \text{m}/140 \ \mu \text{m}$. (b) Transfer characteristics for a transistor with a $W/L = 130 \ \mu \text{m}/40 \ \mu \text{m}$, on/off ratio of 10^7 , and mobility ranging from $0.6-0.9 \ \text{cm}^2/\text{V}$ s.

Downloaded 13 Feb 2010 to 152.78.68.189. Redistribution subject to AIP license or copyright; see http://apl.aip.org/apl/copyright.jsp




FIG. 4. Optical micrograph of a matrix addressing array structure. The gate line, data line, source/drain (labeled s and d, respectively), and gate features are labeled.

formance was comparable to *a*-Si:H TFT devices fabricated using conventional photolithographic techniques. It is probable that the higher gate leakage is due to poor isolation of the device island structure during the device fabrication. A possible remedy for reducing the leakage is by isolating the island structure better with the top nitride using a via contact to the bottom-gate electrode.

As a demonstration for fabricating arrays, interconnected TFTs were made using the wax-mask patterning technique. The 8×5 arrays were fabricated using the same process described in making the discrete devices with common gate and drain electrode configurations having a 170 μ m gate width and gate lengths varying between 60 to 500 μ m. Figure 4 shows an optical micrograph of an array of transistors processed using the printed wax masks with a pixel size of \sim 350 μ m. The transfer characteristics for a typical transistor

with a $W/L = 170 \ \mu \text{m}/70 \ \mu \text{m}$ (10 μm overlap gap) had mobility of $\sim 0.8 \ \text{cm}^2/\text{V}$ s, threshold voltage of $\sim 3-4 \ \text{V}$, and on/off ratio of 10^7 , similar to the performance of the discrete TFT devices. The functioning array demonstrates the feasibility of printed mask patterning as a viable alternative to conventional photolithography processes. The feature size obtained by acoustic ink-jet printing and the compatibility of the wax material to conventional semiconductor processing offer substantial advantages in process simplification and cost reduction in the fabrication of large-area TFT arrays.

The authors would like to acknowledge S. Kor, V. Geluz-Aguilar, Y. Wang, and T. Do for assistance in fabricating and processing the TFT device structures. This project was funded in part by the NIST ATP program (70 NANB7H3007).

¹M. Sanada, K. Nakano, and M. Matsunaga, Jpn. J. Appl. Phys., Part 2 37, L1448 (1998).

²F. Garnier, R. Hajlaoui, A. Yassar, and P. Srivastava, Science 265, 1684 (1994).

³ A. Bao, Y. Feng, A. Dodabalapur, V. R. Raju, and A. J. Lovinger, Chem. Mater. 9, 1299 (1997).

⁴S.-C. Chang, J. Bharathan, Y. Yang, R. Helgeson, F. Wudl, M. B. Ramey, and J. R. Reynolds, Appl. Phys. Lett. 73, 2561 (1998).

⁵G. Perçin, T. S. Lundgren, and B. T. Khuri-Yakub, Appl. Phys. Lett. 73, 2375 (1998).

⁶E. Y. Ma and S. Wagner, Mater. Res. Soc. Symp. Proc. **507**, 13 (1998).

⁷H. Gleskova, S. Wagner, and D. S. Shen, J. Non-Cryst. Solids **227**, 1217 (1998).

⁸H. Gleskova, R. Könenkamp, S. Wagner, and D. Shen, IEEE Electron Device Lett. 17, 264 (1996).

⁹D. J. Hayes, W. R. Cox, and M. E. Grove, J. Electron. Manuf. 8, 209 (1998).

¹⁰ S. A. Elrod, B. Hadimioglu, B. T. Khuri-Yakub, E. G. Rawson, E. Richley, C. F. Quate, N. N. Mansour, and T. S. Lundgren, J. Appl. Phys. 65, 3441 (1989)