


VOLUME 1

AUGUST 1978

ISSUE 2



Editorials are not my strong point - and most of the VIPER issues will not have one. But I couldn't pass up the opportunity this month to tell you how much I appreciate the overwhelming response the VIPER has enjoyed from VIP owners (and prospective owners) all over the USA and Canada. In the first month alone, we've received more than twice as many subscription orders as we expected; articles, ideas, suggestions, and requests for specific information; even a few CHIP-8 programs.

I have shared your response with RCA's VIP product manager, Rick Simpson. He's as pleased and impressed as I am - as you can see in the New From RCA column in this issue, RCA has decided to support the VIP in a big way, and is turning out new VIP related products so fast it makes your head spin. We aren't supposed to know - or even guess - that there may be a VIP version of TINY BASIC in the works at RCA, so don't breathe a word to anyone about it - but I caught a peek at a memo which would suggest that someone at RCA is working very hard to get TINY BASIC up and running on the VIP by Christmas.

This issue contains the most-requested article (an indepth discussion of the CHIP-8 interpreter)

There are a few other goodies thrown in, as well. You'll see that this issue is not all prettily typeset, as issue #1 was - we couldn't take the chance of introducing errors into the manuscripts. In fact, from now on, most of the articles will be copies of the author's original work. Typists generally don't understand flowcharts, schematics, or code, and errors are remarkably easy to come by. One of the reasons this issue is two weeks late is a belated decision to forgo typesetting..... The next issue will be on time, since we already have most of the material in-house (thanks to all of you who wrote and shared your ideas and discoveries with us!)

Hope to see some of you at PC '78 in Philadelphia. Come by the RCA booth and see some of the marvelous new VIP related products

Until next month, then.

Terry

SUBSCRIPTION RATES, ADVERTISING RATES AND OTHER ESSENTIAL INFORMATION

The VIPER is published ten times per year and mailed to subscribers on the 15th day of each month except June and December. Single copy price is \$2.00 per issue, subscription price is \$15.00 per year (all ten issues of one volume.) Dealer prices upon request. Outside of Continental U.S. and Canada, add \$10.00 per subscription for postage (\$1.00 for single copy).

Readers are encouraged to submit articles of general interest to VIP owners. Material submitted will be considered free of copyright restrictions and should be submitted by the 1st day of the month in which publication is desired. Non-profit organizations (i.e., computer clubs) may reprint any part of the VIPER without express permission, provided appropriate credit is given with the reprint. Any other persons or organization should contact the editor for permission to reprint VIPER material.

Advertising rates are as follows:

1/4 page - \$25.

1/2 page - \$45.

3/4 page - \$65.

full page - \$85.

Less than 30% of the VIPER will be available for advertising. Please send camera ready copy in the exact page size of your ad on $8-1/2 \times 11$ white stock by the 1st day of the month in which you'd like the ad to appear. Photos should be glossy black & white in the exact size to be printed. Payment required with copy.

The VIPER is an Aresco Publication, edited by Terry L. Laudereau. For information contact Editor, VIPER, P.O. Box 43, Audubon, PA 19407. (215)631-9052

The VIPER is not associated with RCA in any way, and RCA is not responsible for its contents.

Dear Terry,

Having for some time been fascinated by the 1802uP and by rather vague reports that it was designed to support compact interpreters, I ordered the VIP directly from RCA at PC '77 in Atlantic City. Before that time, I had breadboarded the "ELF" described in Popular Electronics.

Not being much interested in video games, my primary reason for purchasing the VIP was to learn numerical interpreter techniques; my second reason was because of the built in cassette I/O and video interface.

My video display is a 9" Hitachi black and white model PA-5 with the Pickles and Trout direct video entry conversion kit. This is a combination which I can heartily recommend to everyone. My cassette recorder is a low quality \$29 model. At first, I had a great deal of difficulty with battery operation. An A.C. adapter solved those problems.

After writing a few simple CHIP-8 programs and implementing some of the games in the instruction manual, I analyzed the structure and operation of CHIP-8. In the process, I have produced a map of locations UCOU-U1FF and have flow charted some of the more complex subroutines (instructions) such as the DXYN instruction. I have also flow charted the ROM monitor program but much of it remains obscure to me. Although some might complain that this information should have been supplied with the VIP, I found the experience invaluable in learning machine (1802) language programming techniques. Also as a result of my analysis, I have found some possibilities in CHIP-8 which you may wish to communicate to your readers.

The SXYN instruction (N=0,1,2,4,5) has four undocumented functions – ξ XY5, ξ XY6, ξ XY7, and ξ XYE. This is due to the fact that the ξ XYN instruction operates by executing a single byte subroutine formed from the "N" digit. The description that follows applies to all values of N except N=0. In this case, the contents of VY is simply stored in VX.

The SXYN subroutine begins execution with P=3, X=2, R5 pointing at the last byte of 8XYN, R6 pointing at VX, and R7 pointing at VY. If N is not 0, a hex "03" is pushed on the stack -M(R2)- followed by a byte composed of the last byte of 8XYN or red with a hex "F0". X is then set to 6, the D register is loaded with the contents of VY and a SEP 2 -> P is executed. Thus, the single byte subroutine "FN" is executed, followed by a "03" or SEP 3 -> P which returns control to the 8xYN subroutine. Following this, the contents of the D register is stored in VX and the state of DF (9 or 9) is put in VF.

Therefore, if $\pm N=3$, 6, 7, or E, the functions of exclusive or, shift right, subtract, and shift left respectively are added. This is summarized in the following table:

INSTRUCTION	INSTRUCTION RESULT			
0 Y X 8	V X: <- V Y			
8 X Y 1	VX <- VX + VY (VF <- DF)	F 1	OR	
8 X Y 2	VX <- VX * VY (VF <- DF)	F2	AND	
* 8XY3	VX <- VX • VY (VF <- DF)	F3	XOR	
8 X Y 4	VX <- VX & VY (VF <- DF)	F4	ADD	
8 X Y 5	$VX \leftarrow VX - VY (VF \leftarrow DF)$	F 5	SD	
4 8XY6	VX <- (SHR)VY (VF <- DF)	F6	SHR	
* 8XY7	VX <- VX - VY (VF <- DF)	F7	SM	
* 8XYE	$VX \leftarrow (SHL)VY (VF \leftarrow DF)$	FE	SHL	

N=8 through D or F cannot be used because these values would result in the execution of an immediate instruction with uncertain (at best) results. A CHIP-8 program to demonstrate the 8XYN instruction follows:

01F2	F8 LDI 81->D	0232	8060 Vo=V6
01F3	81	0234	6B18 VB=18
01F4	BA PHI D->RA.1	0236	224E DO S.R.
01F5	F6 SHR 0->D->DF	0238	F2UA DEBOUNCE
01F6	F6 SHR U->D->DF	023A	E4A1 SKIP IF KEY≠V4
01F7	F6 SHR 0->D->DF	023c	11FC GOTO O1FC
01F8	F6 SHR 0->D->DF	023E	123A GOTO CHECK KEY
01F9	30 BR BR 012F	0240	0000
D1FA	2 F	0242	0000
		0244	DAB5 SHOW 50 A.B
		0246	FOOA VO=KEY
		0248	F10A V1=KEY
0200	6370 v3=70	U24A	0266 DO M.L.S.R.
0202	640F V4=0F	0240	8011 V0=V0+V1
0204	6A00 VA=00	024E	6AD9 VA=09
0206	6800 VB=00	0250	FOF2 I=MSD VO
0208	A270 I='X='	0252	DAB5 SHOW 5 & A,B
020A	2244 DO S.R.	0254	6AUF VA=OF
0200	8600 V6=V0	0256	F029 I=LSD V0
020E	6806 V8=06	0258	DABS SHOW 5 @ A.B
0210	A274 I='Y='	025A	6A00 VA=00
0212	2244 DO S.R.	025C	00EE
0214	8700 V7=V0	025E	0000
0214	680C VB=0C	0260	8600 8XYN S.R.
0218	A279 I='N='	0262	00EE
021A	2244 DO S.R.	0264	0000
021K		0266	F8 LDI F0->D
021E	8042 V0=V0+V4 8031 V0=V0+V3	0267	FO FO
0220	A261 I=0261	0268	A6 PLO D->R6.0
0222	F055 MI=V0	0269	U6 LDN M(R6)->D
0224	6F00 VF=00	026A	FE SHL DF<-D<-0
0224	2260 DO S.R.	026B	
0228	80F0 V0=VF		
022A		0260	
	6B12 VB=12	0260	FE SHL DF<-D<-0
0220	A27E I='F='	026E	56 STR D->M(R6)
022E	DABS SHOW 5 a A,B	026F	D4 SEP 2->P
0230	224E DO S.R.		

			0279	88	'N='
0270	88	^ X = ^	-027A	CB	
0271	53		U2 7 B	A 8	
0272	20		027c	9B	
0273	53		U27D	58	
0274	88	'Y='	027E	F8	`F='
0.275	53		U27F	83	
0276	20		0280	Fΰ	
0277	23		0281	83	
0278	20		U282	80	

Use of the program is simple - enter two digit values for X, Y, and N. These values and the resultant values of VF and VX are displayed. The first digit entered for N is ignored; the last digit of N determines the function performed - or, and, add, etc. Depressing key F restarts the program.

Note that a machine language subroutine was entered at location U1F2. This provides a new CHIP-8 instruction -FXF2- which sets I to the hex pattern of the most significant digit of VX. The instruction loads the contents of VX into D, shifts D right 4 times, then branches to the appropriate place in the FX29 subroutine. The space from U1F2 to U1FB is free for the addition of other "FX" type instructions which are found useful. For example, set timer equal VX and wait, shift VX left one digit position, and so on.

at OUFC and ends at 0104. This location begins Another unused space is suitable for often used machine language subroutines such as wait for timer equal zero. Or, by moving the two beginning bytes of the "fX" subroutine at locations 9105 and 0106 to locations OOFE and UUFF, another "FX" instruction -FXUU- can be inserted at locations to 0106 in front of the FX07 instruction. A possible instruction subroutine which will fit here is O6FEFEFEFE56D4. This instructions will shift VX left four times or series of However, if this is done, one other change must position. The interpreter table at locations 0050 to 006F which contains the the CHIP-8 instruction subroutines addresses of must be changed to new entry point of the "FX" subroutine. Locations 005F reflect the and DU6F contain U1 and U5 respectively which is the original starting address. If the bytes at 0105 and 0106 are moved to 00FE and 00FF, a 00 must be placed in 005F and an FE in 006F.

I have written a simple editor program which resides in the first two pages of RAM. It consists of a numerical interpreter in locations 0000-014F and the editor program, written the numerical language, in locations 0150-01FF. The functions of the editor allow me to display and alter any location. The display address can be rapidly or slowly incremented or decremented. There is also a copy function which will copy any range of locations to any location except 0000-01FF, of course.

I have also written an expanded CHIP-8 language which I call CHIP-8 1/2. It occupies 3 pages and although very similar, is totally

incompatible with CHIP-8. I was able to add two new op codes by putting EXA1/9E into the "FX" series of instructions and by combining 5XYO and 9XYO into one op code. The two new functions are branch to MM if VX = 0 or VX ≠ 0 and take the form: NXMM. Another major change over CHIP-8 was the relocation of the "FX" instructions to page 2, allowing a full page of this instruction type. Also, the display instruction was expanded to include OR, AND, XOR, and test functions.

I have witten a LIFE program which occupies practically all of my VIP's 2K of memory. It consists of a large machine language subroutine supported by CHIP-8. The LIFE grid is a 64 × 32 cell array; a new generation is displayed every 2 1/4 seconds. Page 2 is occupied by a CHIP-8 program which allows the generation of a starting pattern, clearing the array, depositing predefined patterns, and stopping the LIFE process. Page 3 is occupied by the starting and LIFE subroutine. Page 4 is a lookup table which is used to find the population count of a cell. Pages 5 and 7 are the alternate generation display buffers. Page 6 is used to store predefined patterns. This program evolved from an all CHIP-8 program to the of larger and larger machine language subroutines as I sought to decrease the cycle time from ten minutes to the present I don't believe that unrolling my current LIFE 2 1/4 seconds. subroutine any more will bring substantial gain. Possibly there is a faster algorhithm which can be employed. However, I think that the only way to gain a significant increase in speed will be by a hardware change. That is, by the addition of a line buffer to reduce the overhead of repeated DMA requests for the same 8 bytes. Such a line buffer would have the added advantage of allowing the use of three cycle instructions.

In the future, I plan to design a line buffer which will take the form of a plug-in module containing the video interface chip, a line register, and miscellaneous logic. The plug in module will replace the video IC in its present location. At the same time, I may investigate the possibility of expanding the display size to 128 by 64 or some such size.

Another hardware change that I plan to implement is the addition of some sort of primitive disk-like random access device. It will probably be an engless tape loop - cassette or cartridge.

My software plans will be combined into a single operating system, a super CHIP-X, which will include numerical programming language with immediate execution of instructions entered from the keypad, editor, tape access with file management (if I can come up with a satisfactory random access device), and perhaps program relocation. The numerical instructions will probably be three or four bytes in length with one byte op codes. Of course, more than 2K RAM will be required for all this. I have ordered the memory expansion kit from RCA. Hopefully this will be enough.

I am employed by a large computer manufacturing company headquartered in Blue Bell, Pa. My background is primarily electronics, but my software experience is catching up with that. Most of my adult employment has been in the educational/technical writing fields. I am more than willing to join/form a VIP user's group and to help anyone who wants help-with their VIP.

Please feel free to publish any or all parts of this letter.

Sincerely,

Peter K. Morrison

NEW FROM RCA

The VIP will be sporting vivid color this fall with the introduction of the VIP COLOR BOARD from RCA. You'll have program control of three background colors & eight foreground colors with CHIP-8C, the color-language addition to CHIP-8. Available late October. Priced under \$80.00.

Convert the VIP single-tone output to 256 different frequencies with the new VIP TONE BOARD from RCA. With a single machine language subroutine added to either CHIP-8 or CHIP-8C, you'll be able to set the frequency and duration of the output tone. Speaker and jacks included. Available late '78; priced under \$30.00.

Your VIP will be synthesizing two-part harmony with RCA's newest VIP product: the MUSIC BOARD. You'll have program control of frequency, duration, and amplitude envelope for each of two independent output channels, and an on-board potentiometer will control tempo. There will be a provision for sync output - for multitrack recording or slaving several VIPs for simultaneous play. The software, incidentally, will support the PAIA drum synthesizer which can be hooked on thru the output port. No speaker included. Under \$50.00.

Add 4K of static RAM to your VIP by plugging in still another new VIP option. The MEMORY EXPANSION BOARD attaches through the expansion connector, and jumpers will address any of the first four 4K memory segments. Available by the end of the year, for under \$100.00.

If you're a fan of two-player video games, this will please you! The new VIP EXPANSION KEYPAD is just what you've been waiting for. The 16-key keypad and cable connects to a socket on the color board or on its own (also new!) VIP KEYBOARD INTERFACE CARD. Instructions are included for use with either CHIP-8 or CHIP-8C. Available late October, each will be priced under \$20.00.

At last you can program your own high-level language for the VIP with RCA's new EROM BOARD and the EROM PROGRAMMER. The board allows two Intel 2716 EROMs to be interfaced to the VIP and has provisi ns for placing EROMs anywhere in VIP memory space. It also allows re-allocation of on-board RAM in memory space. The programmer allows you to program the Intel 2716 EROM, and comes complete with software to program, copy, and verify EROM. All required EROM voltages are generated on board. Both should be available "soon". The EROM board is priced at under \$50.00 and the Programmer will be less than \$130.00

A TEXT EDITOR FOR THE VIP Part One by Don Stein

I was tired of all my friends in the Crystal City Computer Club bragging about their big, expensive computers, and looking down their noses at my little VIP. Why, just their latest peripheral add-on board alone, they liked to tell me, cost more than my entire computer!

But I knew that my VIP was not only cheaper than their monsters, but also better. After all, my microprocessor chip was as powerful as theirs. Furthermore, they were always complaining about glitches and bus noise; I knew that since my VIP used CMOS technology instead of TTL, it didn't have any glitches. For the same reason, my VIP was a much better "hands on" computer than theirs - if I wanted to add hardware, CMOS would be much easier to work with than their TTL machines.

And my VIP had one other advantage. Since practically everything was software-driven, I could change the way the machine operated by making changes in the software - I wasn't tied down to a particular operating system or programming language.

To prove my point, I set out to write a text editor for my VIP. It would have all the bells and whistles their big machines <u>didn't</u> have - such as forward <u>and</u> backward scrolling; forward <u>and</u> backward paging; automatic repeat on <u>every key</u>, including control keys; full software motor control of two or more tape drives; and so forth. And it wouldn't require 8K or 16K of memory, either!

This series of articles describes the text editor I have developed. The reader can be the judge as to whether I was successful in proving my point.

Character Display

The first problem was how to display characters with the VIP. Clearly, the regular display operated under CHIP-8 was not high enough resolution; I would have to use full resolution (64 X 128 dots) display described on page 94 of the VIP Instruction Manual.

Even with this display, the limiting factor would be the number of dots (64) in the horizontal direction. To get even 16 characters per line, separated by spaces, it would be necessary to use character displays having only three horizontal dots per character.

I experimented with several character formats, both upper - and lower - case, and finally settled on an all-upper-case format permitting eleven rows of 16 characters per row; each character would be represented by a 3 X 8 dot matrix in a 4 X 12 field. The eleventh row of characters would just touch the bottc of the screen display area.

This format provides perfectly legible, but not always beautiful characters. Did you ever try to represent an upper-case N, for example, with a 3 X 8 matrix? None-theless, since the text editor would use a software character generator, I would be able to change the character display patterns at any time.

ASCII Keyboard

The next step was to hook up a typewriter-style ASCII keyboard. There are many such units available for around \$50. I selected a Risk keyboard, which cost about \$70 including a nice-looking cabinet.

Hooking up the keyboard was simple. I merely ran the outputs of the keyboard into the inputs of the optional VIP input port. Then the "keypressed" or "valid data

strobe" signal was run into one of the flag lines (I used EF3 the same as the hex keypad, because I wanted to keep EF4 free for other uses). The "keypressed" or "valid data strobe" also has to be run to the U25 latch input.

Note that the data inputs and the U25 latch input should be positive logic, whereas the flag input requires negative logic. I simply used a logic inverter between the data valid strobe and the flag input. It is not necessary to buy an expensive IC to get a logic inverter; a cheap 4001 or 4011 can be wired up as an inverter, using the scheme shown in figure 1. I used a ready-made \$3 PC board (Radio Shack 276-154) to mount the IC and the wires. I also used this board to mount the circuitry for controlling the tape drives (described in a later installment). The complete circuit is shown in figure 2.





FIGURE 1 - Logic Inverters



12 Volt Power Supply

Most ASCII keyboards require a -12 volt power supply. Also, RF modulators require a negative voltage supply. Therefore, I decided to build a cheap 12V power supply. The circuit, using Radio Shack parts, is shown in figure 3. The total cost is under \$10.




FIGURE 4 - Flowchart to Read ASCII Keyboard, With Automatic Repeat Function

Data Input Software

The software to read the ASCII keyboard as to test the flag line, read the latch, and wait until the flag line is no longer active before reading the next character. In addition, an automatic-repeat feature can be programmed using the VIP timer.

A simple flowchart of this software is shown in figure 4; a more detailed description of the program steps will be covered in a later installment.

Next Month


Next month I will describe the overall text editor software, along with a generalized operating system I wrote to go with it. Future installments will cover the tape input and output routines and tape drive motor control. By the way - the entire text editor fits in 3K of VIP memory.

THE CHIP-8 INTERPRETER by Gooitzen S. van der Wal


The CHIP-8 interpreter is written in the language of the microprocessor CDP18 \emptyset 2. The microprocessor has, among others, 16 2-byte registers (R) and two 4-bit registers (P and X). P is used to point at the register which is serving as the program counter. X is used to point to another of the 2-byte registers which is serving to pont to data in memory. Initially R \emptyset (P= \emptyset) is sued as the program instruction pointer. In the CHIP-8 interpreter, R4 (P=4) is used as the call-routine program counter, R3 (P=3) is the interpreter subroutine program counter, and R5 (P=5) is the CHIP-8 high-level language program counter.


Basically, the CHIP-8 interpreter sees the CHIP-8 program instructions as a data list. The call-routine takes a single CHIP-8 program instruction byte with M(R5) (= Memory contents at address R5). The call-routine recognizes the first digit and sets R3 to the address of the interpreter-subroutine (and sets P to 3). Then the other three digits of the instruction are used to execute the right subroutine. All those subroutines are ended by setting P back to 4 so the call-subroutine can take out the next CHIP-8 program instruction.


The basic flow-chart for the interpreter is then:




For more detailed description of the CHIP-8 interpreter see flow-chart.











COMING NEXT MONTH

J. W. Wentworth disassembles the VIP operating system ... More about Don Stein's VIP Text Editor ... Rick Simpson modifies CHIP-8 to provide I/O instructions ... VIPpers' Letters To VIPER ... New CHIP-8 Games ... More news from RCA ...





Title J. W. Wentworth's Analysis of VIP CHIP 8 Interpreter

MEMORY	PAGE	00	Programmer
---------------	------	----	------------

00 91 \ 0X -> RB.1 (where 0X is the highest	20 45 Load by R5 and advance (Fetch first byte of Chip-8 Instruction)
memory page no. as determined by Operating System)designates display	of Chip-8 Instruction) 21 AF Put in RF.0 (temporary storage)
it i pode.	
02 FF \ 02 I > P2 I \ (1 1 1 1 1 1 1 1 1 1	Shift right 4 times (MSD to LSD position)
03 O1	23 F6
04 B2 / 0X-1 → R6.1 (VX pointer)	24 F6 /
05 86 '	25 FG /
06 F8 \ CE - 82 0 (stack pointer set to	26 32 \ If D = 0 (i.e., if Op Code digit is
OT CF CF R2.0 (stack pointer set to OYCF, where Y = X-1)	27 44) zero), branch to 0044
08 A2	00/50
09 F8 \	28 F 7 OR Immediate with 50
OA 81 Set R1 (PC for Interrupt Routine)	D
	where "a" is MSD of CHIP-8 Instruction)
0B B 1	2B8F Get RF.0 (high byte of instruction)
0C F8	2C FA AND with OF, OR with FO (thus
<u>od 46</u> /	2DOF forming byte Fb, where "b" is the
OE AI /	second hex digit in the CHIP-8 instruction, used in some instructions
0F 90 \	2F FO / to designate VX)
10 B4 Pre-set R4 to 00 lB in preparation	30 A6 Put in R6.0 (R6 becomes VX pointer)
for assignment as PC	31 05 Load via R5 (second byte of CHIP-8 instruction)
12 18	32 F()
13 44	33 F6 Shift right 4 times
14 F8 01 → R5.1	34 F6
	35 F6 /
16 B5 (36 F9 OR with F0 and put in R7.0
FC > R5.0 (R5 now set to 01FC; will serve as PC for CHIP-8 instructions,	37 FO (sets VY pointer)
18 FC commencing with two instructions	38 A7 /
included on page 01).	39 4C Load via RC and advance (Loads high
1 A D4 4 P (R4 becomes PC at this point)	byte of address for appropriate subroutine 3AB3 Put in R3.1
113 96 FETCH AND DECODE ROUTINE	3B 8C Get RC.0 (=5(a+1))
1C B7 OY R7.1 (high byte of VY pointer)	2CEC \
	3D OF Add OF, put in RC.0 (points to low byte of start address for appropriate
	/ subrouting to execute CHIP-8 instruction
1F 94 00 - RC.1	3E AC /
IF BC	3 FOC Load via RC

Title J. W. Wentworth's Analysis of VIP CHIP 8 Interpreter

MEMORY PAGE OO Programmer___

	B 1: B2 0	_	·	1			
40 A3	Put in R3.0	60	00		Filler	1st D	igit of Instruction
41 D3	Call subroutine designated by first digit of CHIP 8 instruction (if not zero)	61	7 <u>C</u>	Λ		1	Start Address for Subroutine
42 30	Branch to 001B to fetch next instruction		75	$ \cdot $	Low bytes for sub-	1	017C
43 /B / 44 8F \	ROUTINE FOR FIRST DIGIT = 0		83 8B	{ \	routine pointers	2 3 4	0175 0183 018B
45 FA	Get RF.0 (high byte of instruction), AND with OF to save LSD only		95			5	0195 0184
46 OF	AND WITH OF 10 save LSD only		B4			7	01B7
47 B3	Put in R3.1 (selects page on which sub- routine will be found)	67	B 7			8 9	01BC 0191
48 45	Load via R5 and advance (2nd byte of inst.)	68	BC			A B	01EB 01A4
4930	Branch to 0040 to call subroutine (00E0 for erase page, 00EE for return from subroutine,	160	91			C D	01D9 0070
4140 1	OMMM for machine -language subroutine)	6A	EB			E F	0199
4B 22 -	SUBROUTINE TO TURN ON DISPLAY Decrement R2 (stack pointer)	6B	A4			Г	0105
4C 69	Turn display ON (interrupts will occur, controlled by routine at 8146)	6C					
4D 12	Increment R2	6D	70	/			
4E D4	Return to 0042	6E	99	/			
4F 00	Filler	6F	05	/_ <u>i</u>	DISPLAY SUBR	TUO	VE (1st Digit = D)
50 00	Filler	70	06	1	oad by R6 (VX		
51 01		71	FA	۱/ ۱	Put last 3 bits i	n RF 1	1
52 01		72	07	I) .	01 1031 0 0113 1	II NE • I	•
5 3 O 1	High bytes for pointer to start of sub- routines selected by first digit of CHIP 8	73	ΒE	/			
54 01	instructions (1 through F)	74	06	L	oad by R6		
55 01		75	FA	1	AND with 3F (s	ave lo	wer 6 bits)
56 01		76	3F	1			·
57 01		77	F6	\			
58 01		78	F6) :	Shift right 3 tir	nes (sa	ve middle 3 digits)
59 01		79	F6	/			
5A O I		7A	22	ı	Decrement stac	:k	
5B O I		7B	52	9	otore in stack		
5001		7C	07		Load via R7 (V	Y)	
5D 00		7D	FA	١	AND 111 15 1	_	
5E 01		7E	1F	1	AND with 1F (save 5	lowest bits)
5F 01			FE	1			

Title J. W. Wentworth's Analysis of VIP CHIP 8 Interpreter

MEMORY PAGE OO Programme	r
--------------------------	---

80 FE		Shift left 3 times	A0	AF		
81 FE] /		A1	2E		Decrement RE
82 F I		OR with top of stack	A2	30	h	Branch to 0098
83 AC		Put result in RC.0	A3	98	/	
84 9B	1	Get RB.1, put in RC.1 (OX)RC now points to start address of first byte of	A4	9 D	١	Get RD.1 (left portion of display byte)
85 BC		pattern.	A 5	56	/	and store via R6
86 45		Load via R5 and advance—fetches 2nd byte of CHIP 8 instruction.	A6	16		Increment R6
87 FA		Put LSD in both RD.0 and R7.0	A7	8F	h	Get RF.0 (right portion of display byte)
88 OF] }	(No. of bytes in pattern)	A8	56	1	and store via R6
89 AD	\prod		A9	16		Increment R6
8A A 7]/		AA	30		Branch to 008E
8B F8	1		AB	8E		
8C Do])	D0 → R6.0	AC	00		Wait for display interrupt
8D A6	/		AD	EC		C→X (C points to start address for first new byte in display page)
8E 93	Λ	00 -> RF.0	ΑE	F8	h	mar new byte in display page,
8F AF]/		AF	Do	1)	D0 -> R6.0 (points to first processed display byte)
90 8 7	1	Get R7.0 (No. of bytes); branch if D=0	В0	A6	/	display byte,
91 32	1/	to 00F3. (When branch occurs, display bytes have been processed and stored	В1	93	l١	00 → R7.0 (R7.0 will be used as a marker for "collisions" between new and
92 F3	/	commencing at 0YD0).	B2	<i>A</i> 7	'	existing patterns.)
93 27		Decrement R7	В3	8 D	$ \setminus$	Get RD.0 (no. of bytes remaining);
94 4A		Load via RA (I pointer) and advance (Loads display byte)	B4	32	1)	if D = 0, branch to 00D9
95 BD		Put in RD.1	B5	D9	/	
96 9E	Λ	Get RE.1 (3 LSB's of VX), Put in RE.0	В6	06		Load via R6 (processed display byte)
97 AE])		В7	F2		AND with contents at current address in pattern on display page
98 8E	1	Get RE.0; if D = 0, branch to A4. (When branch occurs, display bytes will	В8	2 D		Decrement RD
99 32		have been split into two parts in the event	В9	32	١	If D = 0 (i.e., no "collision" occurred)
9A A4	/	that display address did not coincide with a memory byte address.)	BA	BE	/	branch to 00BE
9B 9D	1	Get RD.1, shift right, and return to	BB	F8	\	01 → R7.0 (marker to indicate that a
9C F6		RD.1 (left portion of split display byte)	ВС	01		"collision" has occurred)
9D BD		Get RF.O. ring shift right (picking up	BD	A 7	/	
9E 8F	1	Get RF.0, ring shift right (picking up carry, if any, from step 9C), return to		46		Load via R6 (processed display byte) and advance
9F 76		RF.0-these instructions form right portion of split display byte.	BF	F3		XOR with existing display byte

CODING FORM FOR RCA COSMAC PROGRAMS Title J. W. Wentworth's Analysis of VIP CHIP 8 Interpreter MEMORY PAGE 00 Programmer ERASE DISPLAY PAGE--Inst. 00E0 E098 CO 5C Store via RC (in display page) OX -- RF.1 C1 | 02 E1BF Load from top of stack (3 LSB's of display C2|FB page address), XOR with 07; if result is E2 F8 zero, branch to 00D2 (display pattern is FF -- RF.0 E3|FF 07 at right-hand edge of display "window"). E4AF 32 00 -- D DZ E5 93 25 Increment RC E6|5F Store via RF C6|1C E78F 77 06 Load via R6 (right portion of processed Get RF.0; if zero, branch to display byte). AND via R6 (existing con-00DF for exit to FETCH 38 F2 E8 32 tents of display page address); branch if result is zero (i.e., if there is no 32 32 E9|DF "collision") to 00CE CAICE EA 2F Decrement RF EB 30 CBF8 Branch to 00E5 Ed E5 01 01 - R7.0 (marker to indicate that a "collision" has occurred) D 47 <u>Filler</u> ED 00 INST. 00EE--Return from Subroutine CE 06 EE 42 Load via R6, XOR with contents already Load from stack and advance, put in present at designated address on display F3 EFB5page, and store via RC (on display page). Load from stack and advance, put in R5.0 5C F0|42 DO (R5 now points to next CHIP 8 instruction) F1 A5 Decrement RC D1 | 2C Return to FETCH routine at 0042 F2 D4)2 16 Increment R6 (PART OF DISPLAY ROUTINE) F3 8 D D3 8C Get RC.0, Add 08, and return to RC.0 Get RD.0 (remaining no. of bytes in D4|FC pattern), put in R7.0 F4197 05 **|08** F5 87 Get R7.0; if zero, branch to 00AC (When branch occurs, RA (I Pointer) 36 AC F6 32 will have returned to its initial value) If DF = 0 (i.e., if next byte location F7AC D7 | 3B remains on display page) branch to 00B3 (Program "falls through" this point when F8 2A Decrement RA pattern reaches bottom of screen) 79 F8 F9|27 Decrement R7 FF - R6.0 (R6 points to Variable F) DAIFF FA|30 Branch to 00F5 OB A6 FB F5 OC|87 Get R7.0 ("collision" marker), store FC 00 via R6 (i.e., as Variable F) DD 56 FD 00 Fillers

FE OO

00

3E|12

Increment stack

Return to FETCH routine at 0042

10 J. W. Wentworth s Analysis of VIP CHIP 8 Interpreter

MORY PAGE 01 Programmer_	
00 02	20 F4 Add VX
01 0 Fillers	21 AA Put in RA.O (as updated I pointer)
02 02	22 3B If DF = 0 (i.e., if updated I remains on the same memory page), branch
03 0	23 28 / to 0128
04 FINAL DECODING OF "F" Instructions	24 9A \
Load via R5 and advance (2nd byte of CHIP 8 instruction)	25 FC Increment RA.1
06 43 put in R3 (go to designated address)	26 01
1 Instruction FX07 (Let VX = Timer) Get R8.1	27 BA /
Store via R6 (i.e., as VX)	28 D4 Return to 0042
09 04 Return to 0042	29 F8 Instruction FX29 (Let I = 5-byte display pattern for LSD of VX
0A \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	2A 81 81 → RA.1
OB^{E1} RC = 8195 (keyboard scanning subroutine)	2B BA
oc C	2C 06 Load via R6 (VX)
OD-8	2D FA AND with 0F (save last digit),
0E 95 /	2E OF put in RA.0
of c	2F AA /
Decrement stack pointer	30 0A Load via RA (start address for 5-byte pattern of hex digit), put in RA.0
Call keyboard scanning SR at 8195 (key entry is in D upon return)	31 AA
12 12 Increment stack pointer	32 D4 Return to 0042 Instruction FX33 (Let MI = 3-decimal
Store via R6 (i.e., as VX) Return to 0042	33 E6 6 X digit equivalent of VX
14 0.4 Instruction FX15 (Set Timer to VX)	34 06 \ Load via R6 (VX), put in RF.1
Load via R6 (loads VX), put in R8.1	35 BF /
16 8	36 93 \ 01 → RE.1
17 Return to 0042	37 BE /
Instruction FX18 (Set tone duration = VX)	38 F8 \
Load via R6 (loads VX) Put in R8.0 (tone timer)	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$
1 April Return to 0042	3A AE
1B 4 Decimal 100 \ Constants needed for	3B 2A Decrement RA
1C \(\triangle\) Decimal 10 Instruction FX33	Increment RA (cancels prev. step upon first entry into pgm loop, but needed
1D) 1 / Decimal 1	3D F8 \ in later "passes" around the loop)
1E 6 Instruction FX1E (Let I = I + VX) 6 → X	3E 00 Store 00 via RA (I pointer)
IF A Get RA.0	3F 5A /

-ale j	J. W. Wentworth's Analysis of VIP CHIP 8 Int	terpre	eter		
	Y PAGE 01 Programmer				
40	Load via RE (Decimal 100, 10 or 1)	60	1A		Increment RA
41 5	Subtract from M(R6)i.e., subtract from VX	61	3A	1	If D ≠ 0 (i.e., if R7 at Step 5E has not
42	Branch if Minus to 4B	62	5B	1	yet reached value of VX pointer), branch to 5B
43		63	12		Increment stack pointer
44	Store result via R6	64	D4		Return to 0042 Instruction FX65 (Let V0:VX = MI)
45	La secondaria memora location contents	65	22		Decrement stack pointer
4 6	Increment memory location contents pointed to by RA (= 1 Pointer)	66			Get R6.0 (VX pointer)
47			52		Store in stack
48		68		\	
49	Branch to 0140	69	F0		F0 → R7.0
41/10		6A	Α7	/	
4B 45	Load via RE and advance	6B			Load via RA (i.e., via I)
4 C = 4	Shift Right	6C			Store via R7
4D	If DF = 0 (i.e., if decimal 100 s, 10 s	6D	87_		Get R7.0
4E	and 1's have not been processed), branch to 3C	6E	F3		XOR with top of stack (VX pointer)
4F	Get RF.1 (original value of VX)	6F	17		Increment R7
50 56	Store via R6 (restores original value of VX)	70	1A		Increment RA
51 //	Decrement RA twice	71	3A	1	If D ≠ 0 (i.e., if R7 at Step 6E has not
52	!	72	óВ	1	yet reached value of VX pointer), branch to 6B
5 3 04	Return to 0042	73	12		Increment stack pointer
54 00 -	Filler Instruction FX55 (Let MI = V0:VX)	74	D4		Return to 0042 Instruction 2MMM (do subroutine at MMM)
55	Decrement stack pointer	75	15		Increment R5 (point to next CHIP 8 in-
56	Get R6.0 (pointer for VX) and store in stack	76	85		struction after return) Get R5.0
57	Store in Stage.	77	22		Decrement stack pointer
58 %	!	78	73		Store in stack and decrement
50)	F0 → R7.0	79	95		Get R5. 1
5A 47		7A	52	İ	Store in stack
5 B 07	Load via R7	7B	25		Decrement R5 (points to low byte of current instruction)
5C 5A	Store via RA (I pointer)	7C	45		Load via R5 and advance
5D 37	Get R7.0	7D	A5		Put in R5.0
5E 3	XOR with top of stack (VX pointer)	7E	86		Get R6.0 (contains 2nd digit of
5 F 17	Increment R7	7F	FA	1	current instruction)

J. W. Wentworth's Analysis of VIP CHIP 8 Interpreter 01 MEMORY PAGE Programmer AND with OF (save 2nd digit of Chip 8 Return to 0042 80 OF A0 D4 instruction) and put in R5.1 (R5 now points to first instruction of 81 B5 If EF3 = 0 (hex key matching LSD of A1 3E subroutine commencing at OMMM) VX not pressed), branch to 0188 82 D4 **A2** 88 Return to 0042 Instruction 3XKK (Skip if VX = KK) Return to 0042 45 **A3** 83 D4 Load by R5 and advance $(KK \rightarrow D)$ Instruction BMMM (Go to 0MMM + V()F8 **E6 A4** 6 - X 84 85 F3 XOR (operands are KK and VX) A5 F0 $F0 \rightarrow R7.0$ (R7 points to V0) If $D \neq 0$ (i.e., if $VX \neq KK$), branch A6 A7 3A 86 to 0182 87 82 A7 E7 7 **→** X Load by R5 and advance (Loads 2nd byte A8 45 88 15 Increment R5 twice (causing skip of of instruction) next Chip 8 instruction) A9 F4 15 Add V0 89 Return to 0042 AA|A5Put in R5.0 8A D4 Instruction 4XKK (Skip if VX ≠ KK) AB|86 8B|45 Load by R5 and advance (KK \rightarrow D) Get LSD of R6.0 (2nd digit of instruction) AC|FA 8C E6 6 - X 8D|F3 XOR (operands are KK and VX) AD|0F If DF=0 (i.e., if there was no carry from 8**E**|3A AE|3B If D \neq 0, branch to 0188 addition operation at Step A9), AF B2 branch to 01B2 8F|88 Return to 0042 90 D4 B0 FC Instruction 9XY0 (Skip if $VX \neq VY$) 10 bbA B1 45 01 91 Load by R5 and advance Put in R5.1 07 B2|B592 Load by R7 (VY \rightarrow D) Return to 0042 Branch to 018C (operands for subsequent B3 D4 93 30 XOR operation will be VY and VX) Instruction 6XKK (Let VX = KK) 8C B4 45 94 Load by R5 and advance (KK → D) Instruction 5XY0 (Skip if VX = VY) B5 56 Store via R6 (as VX) 95 | 45 Load by R5 and advance D4 Return to 0042 **B6** 96 07 Load by R7 (VY \rightarrow D) Instruction 7XKK (Let VX = VX + KK) B7 45 Branch to 0184 (operands for subsequent Load via R5 and advance (KK - D) 97 30 XOR operation will be VY and VX) 6 - X B8 | E6 98 84 Instructions EX9E (Skip if VX = Key) and EXA1 (Skip if $VX \neq Key$) B9 F4 Add (D = VX + KK)99 E6 6 - X (RX points to VX) BA 56 Store via R6 (as updated VX) 9A|62Output VX to keyboard latch, increment R6 $|9B|^{26}$ Return to 0042 BB D4 Decrement R6 (cancel advance of prev. step) Instruction 8XYN (ALU operations with VX Load by R5 and advance (either 9E or A1 BC₄₅ 9C 45 land VY as operands) is loaded into D) Load by R5 and advance (Loads 2nd byte Put in R3 (go to designated address) 9D A3 **BDFA** of instruction) AND with OF (save 2nd digit) 9E 36 If EF3 = 1 (i.e., if key matching LSD of BEIOF VX is down) go to 0188 If $D \neq 0$, branch to 01C4

inle J. W. Wentworth's Analysis of VIP CHIP 8 Interpreter

TEMORY PAGE 01 Programmer

		, /				,	
<u></u> 0	C4	/		E0	F4		Add byte pointed to by RE
<u>C1</u>	07		Load by R7 (VY → D)	E1	56		Store via R6
C2	56		Store via R6 (as VX)	E2	76		Ring shift right
C3	D4		Return to 0042	E3	E6		6 → X
C4	AF		Put in RF.0	E4	F4		Add original byte formed at Step E0
<u>05</u>	22		Decrement stack pointer	E5	В9		to its ring-shifted version Put in R9.1 (as starting point for next
<u>C6</u>	F8	1	D3 → D	E6	56		use of this instruction) Store via R6 (byte still un-masked)
<u>C7</u>	D3	1		E7	45		Load via R5 and advance (Loads 2nd byte of Chip 8 instruction, KK)
C8	73		Store in stack and decrement	E8	F2		AND with byte pointed to by R6
09	SF		Get RF.0 (last digit of instruction)	E9	56	1	Store result via R6 (as VX)
CA	F9	1	OR with FO (forms an instruction code	EA	D4	1	Return to 0042
	FO	/	in the ALU groupcodes F1, F2, F3, F4, F5, F6, F7 and FE are valid)	1	45	1	Instruction AMMM (Let I = 0MMM) Load by R5 and advance (2nd byte of
CC			Store in stack (stack now holds a		AA	1	instruction)
	E6		2-instruction routine) 6 → X		86	1	Put in RA.0 Get R6.0
CE	-		Load by R7 (VY → D)		FA	1	0 th 10.0
	D2		2 → D (calls routine developed in stack)	EF		1)	Put 2nd digit in RA.1
D0			Store result via R6 (as VX)	l	OF BA	1/	
D1		\		F1	 	1	Return to 0042
5)2			FF → R6.0 (points to VF)		 	1.	
				F2		$\left\{ \right\}$	
D3	1 1			F3	00	۱ ا	
D4	F8		00 → D	F4	 	1	
	(၁)	/	Ring Shift Left (moves DF to LSB)	F5	00	-	
93	1			F6	00		Fillers
<u>D7</u>	56		Store via R6 (as VF) Return to 0042	F7	00		1
100	D4		Instruction CXKK (Let VX = Random byte,	F8	00		
179	19		Increment R9 masked by KK)	F9	00	1	
DA	89	1	Get R9.0, put in RE.0 (NOTE: R9 is a	FA	00	1/	
	ΑE	1	special pointer for this random-number generator, and is incremented once for	FB	00]/	_
<u>ාc</u>	93	1	every IV scan by the interrupt routine.) 1 - RE.1 (RE now points to some byte	FC		1	Preliminary CHIP 8 instruction to precede every CHIP 8 program—calls
DD	1 1	1	on memory page 01)	FD	EO	1	routine at 00E0 to erase display page
Œ	99		Get R9.1 (Random byte resulting from last previous use of this instruction)	FE	00	1	Second preliminary instruction to
$\Box \mathbf{F}$	EE		E - X	FF		1	precede every CHIP 8 programcalls routine at 004B to turn on display
						-	

J. W. Wentworth's Analysis of VIP CHIP 8 Interpreter

SUM	MARY OF REGISTER FUNCTIONS IN CHIP 8 PROGRAMS	
100 der av		Initial Setting
R0	DMA Pointer	
R1	Program Counter (PC) for Interrupt Routine	8146
R2	Stack Pointer	OYCF*
R3	PC for Interpreter Subroutines	
R4	PC for Interpreter FETCH AND DECODE routine	001B
R5	Pointer for CHIP 8 Instructions	01FC
R6	VX Pointer: in DXYN (Display) Instructions, also serves as pointer for processed display bytes, later as VF pointer	0Y*
R7	VY Pointer for instructions involving VY; V0 Pointer for BMMM Instructions; R7.0 is a "scratch pad" register in DXYN, FX55 and FX65 Instructions	0Y*
R8	Timers controlled by Interrupt Routine (R8.1 is a general-purpose timer; R8.0 is a tone and de-bounce timer)	
R9	Special Pointer and "Scratch Pad" used in Random Number Generator utilized in CXKK Instructionschanged by Interrupt Routine	
RA	I Pointer for CHIP 8 Instructions	
RB	RB. 1 is Display Page Pointer; RB. 0 is "Scratch Pad" for Interrupt Routine	0X*
RC	Temporary Pointer for FETCH AND DECODE Routine; Destination Address Pointer for DXYN Instructions; PC for Keyboard Scanning Subroutine in FX0A Instructions.	00
RD	Both Sections Used as "Scratch Pad" Registers in DXYN (Display) Instructions	are now done that
RE	Pointer for Constants Needed in FX33 Instructions; RE. 1 is a "Scratch Pad" Register for DXYN (Display) Instructions	
RF	Display Page Address Pointer for 00E0 (Erase) Instructions; RF.0 Used as "Scratch Pad" in FETCH AND DECODE	

NOTE: Registers available for machine-language subroutines are R7, RC, RD. RE and RF, but subroutines themselves must provide any initial settings required--CHIP 8 instructions may alter these register settings, as indicated

Routine and also in DXYN Instructions

^{*}In basic VIP system with 2K RAM, 0X = 07 and 0Y = 06. In general, 0X is highest memory page and 0Y = 0X - 1.

COMMENTS			
YES! I'd like to subscribe to the VIPER and receive all ten issues of this year's volume! I enclose \$15.00 in full payment.			
Name(Please print or type)			
Address			
City State Zip			
Cash, Check, Money Order Enclosed			
MC/VISA/BAC Number Exp. Date			
MC Interbank No			
Required Credit Card Signature			
You may let other VIP owners in my area know I have a VIP, so they can contact me. I'd like to see articles in the VIPER about:			
l am interested in forming/joining (circle one) a VIP Users group			
MAIL TO: VIPER; P.O. Box 43; Audubon, PA; 19407			

<u></u>		
	∇04er Aq ,nodubuA	
	P.O. Box 43	
		
	VIPER	
Here		
qmet2		STATEMENT Administration and the statement of the stateme
Place		

VIPER
P.O. Box 43
Audubon, PA 19407