Appendix C - CHIP-8 Interpreter

CHIP-8 Interpreter Listing

00C0

00C8

00D0

8Q00

00E0

00E8

00F0

00F8

5C

F2

B3

9B

32

42

2A

02

32

2C

F8

BF

DF

A5

FB

CE

16

FF

F8

2F

D4

27 30 F5

To use the CHIP-8 language you must first load the following interpreter program into memory

0000 91 BB FF 01 B2 **B6** F8 0008 A 2 F8 81 Bl F8 46 A1 90 0010 **B4** F8 1B A 4 F8 01 **B**5 F8 0018 **A5** D4 96 **B7** E 2 94 BC F6 F6 0020 45 AF F6 F6 32 44 0028 F9 50 AC 8F FA 0F F9 F00030 **A6** 05 F6 F6 F6 F6 F 9 F0 0038 A7 4C **B3** 8C FC 0F 0C AC 0040 A 3 D3 30 1B 8F 0F **B3** FA 0048 30 40 22 69 12 0.0 **D4** 0050 00 01 01 01 01 01 01 01 0058 01 01 01 01 01 00 01 01 0060 00 7C 75 83 8B 95 **B7 B4** 0068 91 EB BC A 4 D9 70 99 (05) 0070 06 FA 07 BE 06 FA 3F F6 0078 F 6 F6 22 52 07 FA 1F FE 0080 FE Fl AC 9B BC FE 45 FA 93 0088 0F AD A7 F8 D₀ **A6** AF 0090 32 F3 27 87 4A BD 9E AE 0098 8E 32 A4 9D F6 BD 8F 76 2E 00A0 AF 30 98 9D 56 16 8F 00A8 56 16 30 8E 00 EC F8 DO 00B0 93 A6 A7 8D 32 D9 06 F2 00B8 2D 32 BE F8 01 **A7** 46 F3

32

01

FC

87

AF

E5

A7

00

D2

A7

08 AC

56

93

00

87

00

1C

06

12

5F

42 B5

32 AC

00

06

F3

3B

D4

8F

00

07

F8

8C

A6

FF

30

8D

locations 0000-01FF (2 pages). This interpreter will allow you to run the games in Appendix D or write your own programs using the CHIP-8 instruction set described in section III.

0100 00 00 00 00 00 45 A3 98 81 0108 56 **D4** F8 BC F8 95 AC 0110 DC 12 56 22 D4 06 **B8 D4** 0118 **A8 D4** 64 0A 01 E 6 06 8A 0120 28 01 F 4 AA 3B 9A FC BA 0128 **D4** F8 81 BA 06 FA 0F AA 0130 0A AA **D4 E6** BF 93 06 BE 0138 18 2A F8 AE 1A F8 00 5A 0140 0E F5 3B **4B** 56 FC 0A 01 0148 30 40 4E F6 3B 3C 9F 5A D4 0150 56 2A 2A 00 22 86 52 0158 F8 F0 A7 07 5A 87 F 3 17 **5B** 12 **D4** 22 **3A** 86 52 0160 1A 0168 F8 FO A7 0A 57 87 E3 17 (85) 22 0170 1A 3A 6B 12 D4 15 0178 73 95 52 25 45 A 5 86 FA 0180 **B**5 **E6** F 3 0F **D4** 45 3A 82 0188 15 15 **D4** 45 E6 F3 **3A** 88 0190 30 **D4** 45 07 8C 45 07 30 0198 **E6** 62 26 45 A 3 36 88 84 F8 01A0 **D4** 3E 88 **D4** F0 A7 E7 01A8 45 F4 **A5** 86 FA 0F 3B **B2** 01B0 FC 01 **B**5 **D4** 45 56 **D4** 45 F4 01B8 **E6** 56 **D4** 45 FA 0F **3A** 01C0 C4 07 56 **D4** AF 22 F8 D₃ F9 8F F0 01C8 73 52 E 6 07 D2 01D0 56 F8 FF **A6** F8 00 7E 56 01D8 **D4** 19 89 AE 93 BE 99 EE **01E**0 F 4 56 76 E6 F4 **B9** 56 45 01E8 F2 56 D4 45 AA 86 FA OF 01F0 D4 00 00 00 00 00 00 01F8 00 00 00 00 00 E0 00 **4B**

CHIP-8 Memory Map

Location	Use					
0000	CHIP-8 LANGUAGE INTERPRETER					
•						
	,					
01FF						
0200						
•	User programs using CHIP-8 instruction set					
	(1184 bytes available in 2048-byte system)					
•						
0YA0						
•	CHIP-8 stack (48 bytes max. for up to 12					
•	levels of subroutine nesting)					
•	3 ,					
0YCF	D 1.C OHD C DIEDDDEED 1					
0YD0	Reserved for CHIP-8 INTERPRETER work area					
•						
•						
OVER	·					
OYEF	vo					
0YF0 0YF1	V0 V1					
0YF1	V_2					
01F2 0YF3	V2 V3					
01F3 0YF4	V3 V4					
0YF5	V5					
0YF6	V6					
0YF7	V7					
0YF8	V8					
0YF9	V9					
OYFA	VA					
0YFB	VB					
0YFC	VC					
0YFD	VD					
0YFE	VE					
0YFF	VF					
0X00	256-byte RAM area for display refresh					
•						
•						
•						
0XFF						

0X = Highest on-card RAM page (07 for 2048-byte system)

0Y = 0X - 1 (06 for 2048-byte system)

CDP1802 Register Use for CHIP-8 Interpreter

R0 = DMA pointer (page 0X for display refresh)

R1 = INTERRUPT routine program counter

R2 = Stack pointer

R3 = INTERPRETER subroutine program counter

R4 = CALL subroutine program counter

R5 = CHIP-8 instruction program counter

R6 = VX pointer (R6.1 must not be changed)

R7 = VY pointer (available for machine-language subroutines)

R8 = Timers (R8.1 = timer, R8.0 = tone duration)

R9 = Random number (+1 in INTERRUPT routine)

RA = I pointer

RB = Display page pointer (RB.1 = 0X)

RC = Available

RD = Available

RE = Available

RF = Available

CHIP-8/Operating System Standard Digit Display Format

HEX DIGIT	ROM ADDRESS	BYTE	BITS 7 6 5	4 3	2	ı	0
E -	8110 11	F0 80					\dashv
F-	8112	FΟ					
C -	13 8114	80 F0					
	15 16	80 80					
B -	17 8118	80 F0					
	19 1A	50 70					\exists
n	1B 811C	50 FO					
D - -	1 D	50					
	1 E 1 F	50 50					_
5-	8120 21	F 0 8 0					
2-	8122	FΟ					
6-	23 8124	10 F0					
8-	25 8126	80 F0					Н
9-	27 8128	90 F0					
	29	90					
3-	812A 2B	F0 10					
	2C 2D	F0 10					
A -	812E	FO					
0-	2F 8130	90 F0					
	31 32	90 90					
7-	33 8134	90 F0					
, -	3 5	10					
	36 37	10 10			Н		Н
1 –	38 8139	10 60					\Box
	3A	20					
	3B 3C	20 20			Н		
4-	3D 813E	70 A O			H		\Box
	3F	ΑО			H		口
	40 41	F 0 20			Н		Н
	42	20			Ш		

CHIP-8 User Notes

- 1. Do not use any of the CDP1802 three-cycle machine language instructions in CHIP-8 programs.
- 2. CDP1802 R5 is used as the CHIP-8 instruction counter. It will be addressing the byte following a 0MMM instruction for machine language subroutines and can be used to pass 2-byte parameters. Refer to the operating system register table in Appendix B to examine this register during CHIP-8 program debugging.
- 3. Display page 0X is erased to all 0's before beginning CHIP-8 programs at 0200. To inhibit erasing page 0X, change 00E0 at location 01FC to 11FE.
- 4. To change the display page from 0X, use a machine language subroutine to set RB.1 equal to the new display page.

- 5. R7, RC, RD, RE, and RF can be used as working registers in machine language subroutines. Changing other registers can cause the CHIP-8 interpreter to malfunction.
- Do not turn off the CDP1861 video display chip in machine language subroutines. This will interfere with proper operation of the CHIP-8 interpreter.
- 7. Program bugs can destroy the CHIP-8 interpreter at locations 0000-01FF. If you suspect that this has happened, reload the interpreter.
- 8. The CHIP-8 interpreter uses subroutines and digit patterns contained in the operating system ROM. If you modify this operating system, the CHIP-8 interpreter should not be used.