Instruction Word

															Internal Control Signals								Fetch Control Signals
Opcode # (DEC) Opcode # (HEX) MSB(HEX)	Inst Size	ExecCycles 00,01,10 = 1 Cyc	Obcode	Register C	Register B	Register A					Needed ALU	Actual ALU Op Memory Access	8b or 16b Mem Jump Condition	/IR2_0E /PC_BB0E /PC_AD0E	/ JMPINST / SP_BBOE / SP_ADOE	SP_MODE/2 /SP_D2B_OE /B2A_OE /RF_CEW	/RF_FHZ /RF_BOE ALU_FUNC/3	/ALU_CFLATCH	/SFT_DE /SFT_DE /SFT_DIR /SFT_AR	/SFT_WC	/DBL_OE DB_DIR (0=W) H/2L_OE H2L_DIR	NEM_R/W /NEM_AS /NEM_H_EN /NEM_L EN	/IR1_LATCH /IR2_LATCH /EXECUTE1 /EXECUTE2
Fetch Cycle 2 (La	ARGE IN	NSTRUCT	rion)									y y	16 16	1 1 0 oc 1 1 1 0 oc	1 1 1 1 1 1 1	1 1 1 1	1 1 1 1	1 1 1 1 1 1 1 1	1 1 ~ ~ 1 1 ~ ~	~	1 1 1 1 1 1	1 0 0 0 1 0 0 0	0 1 1 1 1 1 0 1 1
	15	14-13	12-9	8-6	5-3	2-0	Word2 Mneumoni	c Mneumonic Fmt	Operation	Flags			ĦП	ш	TH		Ш	ΤΠÍ		1116	i ii i	піі	
0 #0 #0,#1 1 #1 #2,#3	0	00 00	0000 0001				NOP HALT	NOP HALT	No Operation STOPS ALL OPERATIONS	~		a n		1 1 1 00	1 1 1	00 1 1	1 ~ 1 ~ 1 0 001	~ 1 1 1	1 1 ~ ~	~	1 1 ~ 1 ~	1 1 1 1	1 1 0 1
1 #1 #2,#3 2 #2 #4,#5	0	00	0010		bbb	aaa	SUB	SUB a,b,c	Sub Reg-b from Reg-a, Store in Reg-c	ZF,CF,OVF	a-b	a n a-b n		1 1 1 00	00 1 1 1 00 1 1 1	00 1 0	1 0 001	~ 1 1 1 ~ ~ 1 1 0 0 1 1	1 1 ~ ~	~	1 1~ 1~	1 1 1 1	1 1 0 1
3 #3 #6,#7	0	00	0011	ccc	bbb	aaa	SUBC	SUBC a,b,c		ZF,CF,OVF	a-b	a-b n		1 1 1 00	99 1 1 1	00 1 0	1 0 001	0 0 0 1	1 1 ~ ~	~	1 1 ~ 1 ~	1 1 1 1	1 1 0 1
4 #4 #8,#9 5 #5 #A,#B	0	00 00	0100 0101		bbb bbb	aaa aaa	ADDC	ADD a,b,c ADDC a,b,c	Add Reg-a and Reg-b, Store in Reg-c	ZF,CF,OVF ZF,CF,OVF	a+b a+b	a+b n a+b n		1 1 1 00	00 1 1 1 00 1 1 1			0 0 1 1 0 0 0 1	1 1 ~ ~	~	1 1~ 1~ 1~ 1~	1 1 1 1	1 1 0 1
6 #6 #C,#D	Θ Θ	00 00	0110		bbb	aaa	XOR	XOR a,b,c	Logical XOR Reg-a and Reg-b, Store in Reg-c	ZF,CF/OVF=0	a \$ b	a\$b n		1 1 1 00	1 1 1		1 0 011	0 0 1 1	1 1 ~ ~	~	1 1 ~ 1 ~	1 1 1 1	1 1 0 1
7 #7 #E,#F 8 #8 #10,#11	0	00	0111 1000	ссс	bbb	aaa	OR	OR a,b,c	Logical OR Reg-a and Reg-b, Store in Reg-c	ZF,CF/OVF=0	a b	a \$ b a b n		1 1 1 0	00 1 1 1	00 1 0	1 0 100	0 0 1 1	1 1 ~ ~	~	1 1 ~ 1 ~	1 1 1 1	
9 #9 #12,#13 10 #A #14,#15	0	00 00	1001		bbb	aaa	AND	AND a,b,c	Logical AND Reg-a and Reg-b, Store in Reg-c	ZF,CF/OVF=0	a & b	a b a & b n		1 1 1 0	00 1 1 1	00 1 0		0 0 1 1			1 1 ~ 1 ~	1 1 1 1	
11 #B #16,#17	0	00	1011				AND		LOGICAL MND Reg-a and Reg-D, Stole in Reg-C	ZF,CF/OVF=0	a & D ~	a & b n		1 1 1 00	1 1 1								
12 #C #18,#19 13 #D #1A,#1B	0	00 00	1100		bbb	000	NOT	NOT b,c	Logical NOT Reg-a into Reg-c	ZF,CF/OVF=0	! b	!b n		1 1 1 00	0 1 1 1	00 1 0	1 0 110	0 0 1 1	1 1 ~ ~	~	1 1 ~ 1 ~	1 1 1 1	1 1 0 1
14 #E #1C,#1D	0	00	1110								-	b		1111	1 1 1 1								
15 #F #1E,#1F 16 #10 #20,#21	0	00 01	1111		bbb	aaa	STORERW	STOREW a,[b]	Store word reg-a to address in reg-b		-	b v	.	1 1 1 2	00 1 1 1	0 1	1 0 080	0 1 1 1	1 1 ~ ~		0 0 1 ~	0 0 0 0	1 1 0 1
17 #11 #22,#23	0	01	0001		DDD	aaa	STORERB	STOREB a,[b]	Store byte reg-a to address in reg-b	-	a	a y a y	8	1 1 1 00	00 1 1 1	ee 0 1	1 0 000	0 1 1 1	1 1 ~ ~	~	1 ADO 0 !ADO 0	0 0 !ADB ADB	
18 #12 #24,#25 19 #13 #26,#27	0	01 01	0010		bbb	aaa	CMP CMPC	CMP a,b CMPC	Set flags based on a-b Complement Carry	ZF,CF,OVF CF=!CF	a-b	a-b n a-b		1 1 1 00	00 1 1 1 00 1 1 1	00 1 1	1 0 001 1 ~ 001 1 0 ~ 0 0 ~	0 0 1 1 0	1 1 ~ ~	~	1 1~ 1~	1 1 1 1	1 1 0 1
20 #14 #28,#29	0	01	0100				LOADRW	LOADW [b],c	Load word from address in reg-b into reg-c	~	-	a+b y	16	1 1 1 00	00 1 1 1	00 0 0	1 0 ~	1 1 1 1	1 1 ~ ~	~	0 0 1 1~	1 0 0 0	1 1 0 1
21 #15 #2A,#2B 22 #16 #2C,#2D	0	01 01	0101				LOADRB	LOADB [b],c	Load byte from address in reg-b into reg-c	-	~	a+b y a \$ b	8	1 1 1 0	1 1 1	0 0	0 0 ~	1 1 1 1	1 1 ~ ~	~	1 ADO 1 ! ADO 1	1 0 !ADB ADB	1 1 0 1
23 #17 #2E,#2F	0	01	0111								-	a \$ b											
24 #18 #30,#31 25 #19 #32,#33	0	01 01	1000		bbb bbb	000 000	JMPR JZR	JMP [b]	jmp to [b]	~	~	a b n	000	1 1 1 00	0 1 1 0 0 1 1		1 0 ~ 1 0 ~	1 1 1 1 1 1 1 1	1 1 ~ ~		1 1 ~ 1 ~ 1 1 ~ 1 ~	1 1 1 1	1 1 0 1
25 #19 #32,#33 26 #1A #34,#35	0	01	1010		bbb	000	JNZR	JZ [b] JNZ [b]	<pre>if Z: jmp to [b] if NZ: jmp to [b]</pre>	-	~	a l b n a & b n	010	1 1 1 00	0 1 1		1 0 ~	1 1 1 1	1 1 ~ ~		1 1~ 1~	1 1 1 1	1 1 0 1
27 #1B #36,#37 28 #1C #38,#39	0	01 01	1011		bbb bbb	000 000	JCR JNCR	JC [b]	if C: jmp to [b]	~	~	a-b n	011	1 1 1 00		00 1 1 00 1 1	1 0 ~	1 1 1 1	1 1 ~ ~	~	1 1 ~ 1 ~	1 1 1 1	1 1 0 1
28 #1C #38,#39 29 #1D #3A,#3B	0	01	1100		bbb	000	JVR	JNC [b] JV [b]	<pre>if NC: jmp to [b] if V: jmp to [b]</pre>	-	~	!b n	100	1 1 1 00		00 1 1	1 0 ~ 1 0 ~	1 1 1 1	1 1 ~ ~	~	1 1~ 1~	1 1 1 1	1 1 0 1
30 #1E #3C,#3D	0	01	1110		bbb	000	JNVR	JNV [b]	if NV: jmp to [b]	~	~	b n	110	1 1 1 0	0 1 1	00 1 1	1 0 ~	1 1 1 1	1 1 ~ ~	~	1 1 ~ 1 ~	1 1 1 1	1 1 0 1
31 #1F #3E,#3F 32 #20 #40,#41	0	01 10	0000					Jreserved Shift Reserved			~	b a											
33 #21 #42,#43	0	10	0001		l			Shift Reserved			-	a		ш						∐IL			
34 #22 #44,#45 35 #23 #46,#47	0	10 10	0010		bbb bbb		SHL SHR	SHL b,c,cnt SHR b,c,cnt	<pre>c = b << (cnt+1) (zero fill) c = b >> (cnt+1) (zero fill)</pre>	CF=LAST BIT	-	b n		1 1 1 00	00 1 1 1 00 1 1 1	99 1 0 99 1 0	1 0 ~ 1 0 ~	1 1 1 0 1 1 1 0	1 0 0 1 1 0 1 1	1	1 1 ~ 1 ~ 1 1 ~ 1 ~	1 1 1 1	1 1 0 1
36 #24 #48,#49	0	10	0100	ссс	bbb		SHLC	SHLC b,c,cnt	c = b << (cnt+1) (carry flag fill)	CF=LAST BIT	~	b n		1 1 1 00	0 1 1 1	00 1 0	1 0 ~ 1 0 ~	1 1 1 0	1 0 0 1	0	1 1 ~ 1 ~	1 1 1	1 1 0 1
37 #25 #4A,#4B 38 #26 #4C,#4D	0	10 10	0101				SHRA ??SHRC?	SHRA b,c,cnt SHRC b,cnt,c	<pre>c = b >> (cnt+1) (sign extented shift) c = b >> (cnt+1) (carry flag fill)</pre>	CF=LAST BIT	~	b n		1 1 1 00	00 1 1 1 00 1 1 1	90 1 0 90 1 0	1 0 ~ 1 0 ~	1 1 1 0 1 1 1 0	1 0 1 0 1 1	0	1 1~ 1~ 1~ 1~	1 1 1 1	1 1 0 1
39 #27 #4E,#4F	0	10	0111					Shift Reserved			-	b		ПП									
40 #28 #50,#51 41 #29 #52,#53	0	10 10	1000								~	b b											
42 #2A #54,#55	0	10	1010	ссс	000	000	MOVSP	MOVSP c	Register c = SP	ZF	b	b n		1 1 1 00	1 0 1	00 1 0	1 1 111	0 0 1 1	1 1 ~ ~	~ ~	1 ~ 1 ~	1 1 1 1	1 1 0 1
43 #2B #56,#57 44 #2C #58,#59	0	10 10	1011		bbb bbb	000 000	MOVTSP MOV	MOVTSP b MOV b,c	SP = Register b c = b	~ ZF	b b	b n b n		1 1 1 00 1 1 1 n	99 1 1 1	10 1 1 00 1 0	1 0 ~ 1 0 111	1 1 1 1 0 0 1 1	1 1 ~ ~ 1 1 ~ ~	~ ~	1~ 1~ 1~	1 1 1 1	1 1 0 1
45 #2D #5A,#5B	0	10	1101	000	000	000	MOVPC	MOVPC c	c = PC	ZF	~	b n		1 0 1 00	90 1 1 1	ee 1 0	1 1 111	0 0 1 1	1 1 ~ ~	~ ~	1 ~ 1 ~	1 1 1	1 1 0 1
46 #2E #5C,#5D 47 #2F #5E,#5F	0	10 10	1110		bbb	000	PUSH	PUSH b		-	b	b y	16	1 1 1 0	1 1 0		1 0 111	0 1 1 1	1 1 ~ ~	~	0 0 1 ~	0 0 0	1 1 0 1
48 #30 #60,#61	0	11	0000	ссс		000	POP	POP c (Cycle 1)		-	~	а у	16	1 1 1 00	1 1 1	01 1 1	1 1 ~	1 1 1 1	1 1 ~ ~	~	1 1 ~ 1 ~	1 1 1 1	1 1 0 1
48 49 #31 #62,#63	Θ	11	0001	1				POP c (Cycle 2)		*	-	a	${\mathbb H}$	1 1 1 00	1 1 0	00 1 0	1 1 ~	1111	1 1 ~ ~	~	0 1 1 ~	1 0 0 0	1 1 0 1
50 #32 #64,#65	0	11	0010								-	b			111		$ \ \ \ $						
51 #33 #66,#67 52 #34 #68,#69	0	11	0011 0100		bbb	000	CALLR	CALL b (Cycle 1)		-	~ b	b v	16	1 0 1 00	1 1 0	11 1 1	1 1 111	0 1 1 1	1 1 ~ ~	~	0 0 1 ~	0 0 0 0	1 1 0 1
52								CALL b (Cycle 2)		-	b		Ш	1 1 1 01	1 1 1	00 1 1	1 0 ~	1 1 1 1	1 1 ~ ~	~ ~	0 0 1 ~	1 1 1 1	1 1 1 0
53 #35 #6A,#6B 54 #36 #6C,#6D	0	11 11	0101 0110	000	bbb	000		CALL [b] (Cycle 1)	Not possible with D->B Bridge inside IR2		b ~	b b			111		$ \ \ \ $						
54								CALL [b] (Cycle 2)	Not possible with D->B Bridge inside IR2						111								
55 #37 #6E,#6F 56 #38 #70,#71	0	11 11	0111 1000	000	000	000	RET	RET (Cycle 1)		-	~	b y	16	1 1 1 00	0 1 1 1	01 1 1 1	1 1 ~	1 1 1 1	1 1 ~ ~	~ ~	1 ~ 1 ~	1 1 1 1	1 1 0 1
56								RET (Cycle 2)		-	~		Ш	1 1 1 01	1 1 0	00 0 1 1	1 1 ~	1 1 1 1	1 1 ~ ~	~ ~	1 ~ 1 ~	1000	1 1 1 0

Opcode # (DEC) Opcode # (HEX)	(нех)	t Size	ExecCycles 00,01,10 = 1 Cyc 11 = 2 Cyc	ode	Register C	Register B	Register A								Veeded ALU	Actual ALU Op Memory Access	8b or 16b Mem Jump Condition	/IR2_0E /PC_BB0E	/PC_ADOE PC_MODE/3	_BBOE _ADOE	MUDE/ 2 _D28_0E A_0E	/RF_CEW /RF_FHZ /RF_BOE	_FUNC/3 U_OE U_FL	U_WC U_CFLATCH	/SHFI_INVERICARRY /SFT_OE SFT_DIR	T_MC	/DBH_0E /DBL_0E	UB_UIR (⊌=W) H/2L_OE H2L_DIR	16M_R/W	'MEM_H_EN	TR1_LATCH TR2_LATCH FEXECUTE1 FEXECUTE2
57 #39 58 #3A 59 #3B 60 #3C 61 #3D 62 #3E	#74,#75 #76,#77 #78,#79 #7A,#7B #7C,#7D	0 0 0 0 0 0 Inst	11 11 11 11 11 11 11	1001 1010 1011 1100 1101 1110	Reg	Reg	я в в								Nee	a a a a a Act	8b Jun	II.) NC	R	SF_ / SF / R2	/RF /RF	ALU /AL	/AL	RY RY RY RY RY RY RY RY	35/	80/	H/2	MEM MEM	W/ BW/	/ IR / II/ / EX
63 #3F 64 #40 65 #41 66 #42 67 #43 68 #44 69 #45 70 #46	#80,#81 #82,#83 #84,#85 #86,#87 #88,#89 #8A,#8B #8C,#8D	1 1 1 1 1 1	00 00 00 00 00 00 00	0000 0001 0010 0011 0100 0101 0110	000 000 000 000 000	000 000 000 000	000 000 000	imm16 imm16 imm16 imm16	SUBCI ADDI ADDCI XORI	SUB a,imm16,c SUBC a,imm16, ADD a,imm16,c ADDC a,imm16,c XOR a,imm16,c	c c	Sub Reg-b from Reg-a, Store in Reg-c Add Reg-a and Reg-b, Store in Reg-c Logical XOR Reg-a and Reg-b, Store in	n Reg-c	ZF,CF,OVF ZF,CF,OVF ZF,CF,OVF ZF,CF,OVF=0	a-b a-b a+b a+b	a a a -b n a -b n a +b n a \$ b n a \$ b		0 1 0 1 0 1 0 1	1 080 1 080 1 080 1 080	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	00 1 00 1 00 1	0 1 1 0 1 1 0 1 1 0 1 1		0 1 1 1 0 1 1 1	1 1 ~ 1 1 ~ 1 1 ~ 1 1 ~	~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~	1 1 1 1 1 1 1 1 1 1	- 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1	1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1
72 #48 73 #49 74 #4A 75 #4B 76 #4C 77 #4D 78 #4E	#92,#93 #94,#95 #96,#97 #98,#99 #9A,#9B	1 1 1 1 1 1	00 00 00 00 00 00	1000 1001 1010 1011 1100 1101 1110	000	000		imm16		OR a,imm16,c AND a,imm16,c TESTI a,imm16		Logical AND Reg-a and Reg-b, Store in Logical AND Reg-a and Reg-b, Store in Logical AND of Reg-a and imm16, no st	n Reg-c	ZF,CF/OVF=0 ZF,CF/OVF=0 ZF,CF/OVF=0	a b	a b n a b a & b n a & b !b !b		0 1 0 1	1 000	1 1 1	90 1	0 1 1 1 1 1 1 1	101 0 0		1 1 ~	~ ~ ~	1 1 1 1 1 1	~ 1 ~ ~ 1 ~ ~ 1 ~	1 1	1 1 1	1 1 0 1
79 #4F 80 #50 81 #51 82 #52 83 #53 84 #54	#9E,#9F #A0,#A1 #A2,#A3 #A4,#A5 #A6,#A7	1 1 1 1 1	00 01 01 01 01	1111 0000 0001 0010 0011 0100	000	000 000	aaa		STOREBI CMPI	STOREW a,[imm: STOREB a,[imm: CMPI a,#imm16	,c	Store word reg-a to address imm16 Store byte reg-a to address imm16 Potential new instruction Load word from address imm16 into reg	g-c	-	a a	a y a y a-b a+b y	16 8	0 1 0 1 0 1	1 000	1 1 1 1 1 1 1 1 1 1 1 1	ee 0	1 1 1 1 1 1 0 1 1	0 1 0 0 0 0 ~ 1 1	1 1 1 1 1 1	1 1 ~ 1 1 ~ 1 1 ~	~ ~ ~ ~ ~ ~ ~ ~ ~ ~	0 0 1 AD0 1 1	0 !ADB 6	1 1	1 AD0	1 1 0 1 1 1 0 1
85 #55 86 #56 87 #57 88 #58 89 #59 90 #5A 91 #5B	#AC,#AD #AE,#AF #B0,#B1 #B2,#B3 #B4,#B5	1 1 1 1 1 1	01 01 01 01 01 01	0101 0110 0111 1000 1001 1010	000 000 000 000	000 000 000 000	000 000 000 000	imm16 imm16	JMPI JZI JNZI	JMP imm16 JZ imm16 JNZ imm16 JC imm16	, с	Load byte from address imm16 into reg r=0: jump to imm16, r=1 jump to +imm1 if Z r=0: jump to imm16, r=1 jump to if NZ r=0: jump to imm16, r=1 jump to	16 +imm16 o +imm16	-	~	a+b y a \$ b n a \$ b a b n a b n a & b n a & b n	8 996 991	0 1 0 1 0 1 0 1	1 080 1 080 1 080	1 1 1 0 1 1 0 1 1 0 1 1	00 1 00 1 00 1	0 0 1 1 1 1 1 1 1 1 1 1 1 1 1	~ 1 1 ~ 1 1 ~ 1 1 ~ 1 1	1 1 1 1 1 1 1	1 1 ~	~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	~ ! ADO 1 ~ 1 ~ ~ 1 ~ ~ ~ 1 ~ ~	1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1	1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1
91 #5B 92 #5C 93 #5D 94 #5E 95 #5F 96 #60 97 #61	#B8,#B9 #BA,#BB #BC,#BD #BE,#BF #C0,#C1	1 1 1 1 1	01 01 01 01 01 10	1011 1100 1101 1110 1111 0000 0001	000 000 000 000	000 000 000	000 000 000 aaa	imm16 imm16 imm16 imm16 imm16	JNCI JVI JNVI STOREWR	JNC imm16 JNC imm16 JV imm16 JNV imm16 Jreserved I STOREW a,[+im I STOREB a,[+im		<pre>if C r=0: jump to imm16, r=1 jump to if NC r=0: jump to imm16, r=1 jump to if V r=0: jump to imm16, r=1 jump to if NV r=0: jump to imm16, r=1 jump to Store word reg-a to address PC+imm16 Store byte reg-a to address PC+imm16</pre>	o +imm16 +imm16 o +imm16	-	~	a & b n !b n !b n b n a y a y	100 100 110 116 8	0 1 0 1 0 1 0 1 0 1 0 1	1 080 1 080 1 080	0 1 1 0 1 1 0 1 1 0 1 1 1 1 1	00 1 00 1 00 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	~ 1 1 ~ 1 1 ~ 1 1 ~ 1 1 000 0 1	1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 ~ 1 1 1 ~ 1 1 1 ~ 1 1 1 ~ 1 1 1 ~ 1 1 1 ~ 1 1 1 ~ 1 1 1 ~ 1 1 1 ~ 1 1 1 ~ 1 1 1 ~ 1	~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1	1 1 0 1 1 1 0 1
98 #62 99 #63 100 #64 101 #65 102 #66 103 #67 104 #68	#C6,#C7 #C8,#C9 #CA,#CB #CC,#CD #CE,#CF	1 1 1 1 1	10 10 10 10 10 10	0010 0011 0100 0101 0110 0111 1000	ссс	000 000 000	000 000	imm16 imm16	LOADBRI LOADI LOADEA],c	Load word from address PC+imm16 into Load byte from address PC+imm16 into Load imm16 value into register C Load address calculated as PC+imm16 i jump to PC+imm16 offset	reg-c	-	~	b b y b y b n b	16	0 1 0 1 0 1	0 100 1 000	1 1 1 1 1 1 1 1 1 1	00 1 00 1	0 1 1 0 0 1 0 1 1	~ 1 1 ~ 1 1 111 0 1	1 1 1 1 1 1		~ ~ ~ ~ ~ ~ ~ ~ ~	0 0 1 ADO 1 1	1 1 ~ ~ !AD0 1 ~ 1 ~	1 0 1 1	!AD0 AD0	11011101
105 #69 106 #6A 107 #6B 108 #6C 109 #6D 110 #6E	#D2,#D3 #D4,#D5 #D6,#D7 #D8,#D9 #DA,#DB #DC,#DD	1 1 1 1 1	10 10 10 10 10	1001 1010 1011 1100 1101 1110			000 000 000 000 000 000	imm16 imm16 imm16 imm16 imm16	JZRIO JNZIO JCIO JNCIO JVIO	JZ +imm16 JNZ +imm16 JC +imm16 JNC +imm16 JV +imm16 JNV +imm16		if Z jump to PC+imm16 if Z jump to PC+imm16 if NZ r=0: jump to imm16, r=1 jump to if C r=0: jump to imm16, r=1 jump to if NC r=0: jump to imm16, r=1 jump to if V r=0: jump to imm16, r=1 jump to if NV r=0: jump to imm16, r=1 jump to	PC+imm16 o PC+imm16 PC+imm16	-		b	901 916 911 106 101	01	1 001 1 001 1 001 1 001 1 001	0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1	00 1 00 1 00 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	~ 1 1 ~ 1 1 ~ 1 1 ~ 1 1 ~ 1 1 ~ 1 1	1 1 1 1 1 1 1 1 1 1 1 1	1 1 ~ 1 1 ~ 1 1 ~ 1 1 ~ 1 1 ~	~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~	1 1 1 1 1 1 1 1 1 1	~ 1 ~ ~ 1 ~ ~ 1 ~ ~ 1 ~ ~ 1 ~ ~ 1 ~	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 0 1 1 1 0 1
111 #6F 112 #70 113 #71 114 #72 115 #73 116 #74	#E0,#E1 #E2,#E3 #E4,#E5 #E6,#E7	1 1 1 1 1	10 11 11 11 11 11	1111 0000 0001 0010 0011 0100				imm16		Jreserved					-	a a b b															
117 #75 118 #76 119 #77 120 #78 120	#EC,#ED #EE,#EF #FO,#F1	1 1 1	11 11 11 11	0101 0110 0111 1000			000 000 000	imm16	CALLI		ycle 2) Cycle 1)	Not possible with D->B Bridge inside	IR2	-	~	b b b b y b y	16	1 0 0 1 1 0	1 010	1 1 0 1 1 1 1 1 0	11 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1	~ 1 1 ~ 1 1 ~ 1 1	1 1 1 1 1 1	1 1 ~ 1 1 ~ 1 1 ~	~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~	1 1 1 1 1 1	~ 1 ~ ~ 1 ~ ~ 1 ~	0 0 1 1	1 1 1	1 1 0 1 1 1 1 0 1 1 0 1
121 122 #7A 123 #7B		1	11 11	1010			000	imm16		CALL +imm16 (Cycle 2)			2	~	b b	\parallel	0 1	1 011	1 1 1	00 1	1 1 1	~ 111	1 1	1 1 ~	~ ~	1 1	~ 1 ~	1 1	1 1	1 1 1 0

