


































DRAM Address MUX
Jumper J3 selects between 16/32MBSIMMS[2-3] and 64/128MB SIMMS[1-2]


DRAM_MUX comes from the Bus Control CPLD






DRAM Data Trceiver
OutputEnable is always on (GND)
and DIR is kept at GND so data
signal is going from CPU to DRAM
unless a DRAM READ occurs.




nDRAM_DATA_EN comes from the Bus
Control CPLD















nEXP_DATA_EN:
 0 = B->A EXP drives CPU
 1 = A->B CPU drives EXP

