Memory Map							Smallest unit of device chip select is 256b (so a max of 24 address bits needed for decode). This could be increased to reduce decode complexity and reduce address lines needed in CPLD
REGION		**SECTION**					
Start	**Stop**			**Size/Spacing**	**Access**	**Type**	**Description**
0x00000000	0x0FFFFFFF			**256MB**		**SYSTEM AND EXPANSION ROM AREA**	
		0x00000000	0x0007FFFF	#NUM!	**R(W)**	Primary System BIOS (8 bit access)	
		0x00080000	0x000FFFFF	#NUM!	**R(W)**	Primary System BIOS (8 bit access) [MIRROR]	
		0x00010000	0x0FFFFFFF	#NUM!	**R(W)**	REPEAT EVERY 512K ^--	
0x10000000	0x1FFFFFFF			**256MB**		**FAST SRAM AREA**	
		0x10000000	0x103FFFFF	4MB	**RW**	4MB of 0WS FAST SYNC SRAM (12ns)	
		0x10400000	0x1FFFFFFF	252MB		UNASSIGNED	
0x20000000	0x2FFFFFFF			**256MB**		**EXTRA SRAM AREA**	
		0x20000000	0x2FFFFFFF	256MB	**RW**	Unused in current design	
0x30000000	0x3FFFFFFF			**256MB**		**8-BIT DEVICE MAPPING**	
		0x30000000	0x300000FF	256B	**RW**	TL16C2552 Dual UART A	
		0x30000100	0x300001FF	256B	**RW**	TL16C2552 Dual UART B	

							Interrupt Mask Register Byte Write to high,then low. 1=Enable Interrupt, 0=Disable Interrupt RESETs to all 0 0x30000200 bit 7 INT 7 INT_MSK15 bit 6 INT 6A INT_MSK14 bit 5 INT 6B INT_MSK13 bit 4 INT 5A INT_MSK12 bit 3 INT 5B INT_MSK11 bit 2 INT 5C INT_MSK10 bit 1 INT 5D INT_MSK9 bit 0 INT 4A INT_MSK8 0x30000201 bit 7 INT 4B INT_MSK7 bit 6 INT 4C INT_MSK6 bit 5 INT 3A INT_MSK5 Bit 1 - 1=Reset system Bit 0 - 1=Power down system
		0x30000200	0x30000201	2B	W	Interrupt Controller Interface	
		0x30000202	0x30000202	1B	W	Power and reset control	
		0x30000300	0x300003FF	256B	RW	RTC + 114 byte RAM (DS12887/DS1687)	
		0x30000400	0x300004FF	256B	RW	UNUSED	
		0x30000500	0x300005FF	256B	RW	UNUSED (for Video Controller Interface)	
		0x30000600	0x300006FF	256B	RW	Seven Segment Display, Left Character	D0-D7 = A,B,C,D,E,F,G,DP
		0x30000700	0x300007FF	256B	RW	Seven Segment Display, Right Character	D0-D7 = A,B,C,D,E,F,G,DP
		0x30000800	0x300008FF	256B	RW	8 Status Board LEDs	
0x40000000	0x4FFFFFFF			**256MB**		**16-BIT DEVICE MAPPING**	
		0x40000000	0x400000FF	256B	RW	IDE Interface #1A	
		0x40000100	0x400001FF	256B	RW	IDE Interface #1B	
		0x40000200	0x400002FF	256B	RW	IDE Interface #2A	
		0x40000300	0x400003FF	256B	RW	IDE Interface #2B	
		0x40000400	0x400005FF	512B	RW	PTC (Programmable Timer) CPLD	
0x50000000	0x5FFFFFFF			**256MB**	RW	**32-BIT DEVICE MAPPING**	
		0x50000000	0x500FFFFF	**1MB**	RW	Reserved for VGA Display Memory	
		0x50100000	0x501FFFFF	**1MB**	RW	Reserved for VGA Font Memory	

		0x50200000	0x50200FFF	**4096B**	**RW**	Reserved for NIC MC9218 Ethernet Controller
0x60000000	0x7FFFFFFF			**512MB**		**UNALLOCATED**
0x80000000	0xFFFFFFFF			2GB		**SYSTEM DRAM AREA**
		0x80000000	0x9FFFFFFF	512MB	**RW**	4x128MB 60/70ns DRAM
		0xA0000000	0xFFFFFFFF	1.5GB	**RW**	Expansion Interface DRAM